Searched refs:DMA18_IRQ_STATUS (Results 1 - 6 of 6) sorted by relevance

/linux-4.4.14/arch/blackfin/mach-bf538/include/mach/
H A DcdefBF538.h976 #define bfin_read_DMA18_IRQ_STATUS() bfin_read16(DMA18_IRQ_STATUS)
977 #define bfin_write_DMA18_IRQ_STATUS(val) bfin_write16(DMA18_IRQ_STATUS, val)
H A DdefBF538.h587 #define DMA18_IRQ_STATUS 0xFFC01EA8 /* DMA Channel 18 Interrupt/Status Register */ macro
/linux-4.4.14/arch/blackfin/mach-bf548/include/mach/
H A DcdefBF54x_base.h1355 #define bfin_read_DMA18_IRQ_STATUS() bfin_read16(DMA18_IRQ_STATUS)
1356 #define bfin_write_DMA18_IRQ_STATUS(val) bfin_write16(DMA18_IRQ_STATUS, val)
H A DdefBF54x_base.h802 #define DMA18_IRQ_STATUS 0xffc01da8 /* DMA Channel 18 Interrupt/Status Register */ macro
/linux-4.4.14/arch/blackfin/mach-bf609/include/mach/
H A DcdefBF60x_base.h1013 #define bfin_read_DMA18_IRQ_STATUS() bfin_read32(DMA18_IRQ_STATUS)
1014 #define bfin_write_DMA18_IRQ_STATUS(val) bfin_write32(DMA18_IRQ_STATUS, val)
H A DdefBF60x_base.h1908 #define DMA18_IRQ_STATUS 0xFFC072B0 /* DMA18 Status Register */ macro

Completed in 580 milliseconds