Searched refs:CR4 (Results 1 - 29 of 29) sorted by relevance

/linux-4.4.14/arch/x86/include/asm/
H A Dtlbflush.h25 * Access to this CR4 shadow and to H/W CR4 is protected by
38 /* Set in this cpu's CR4. */ cr4_set_bits()
51 /* Clear in this cpu's CR4. */ cr4_clear_bits()
64 /* Read the CR4 shadow. */ cr4_read_shadow()
108 * Read-modify-write to CR4 - protect it from preemption and __native_flush_tlb_global()
H A Dmmu_context.h154 /* Load per-mm CR4 state */ switch_mm()
H A Dcpufeature.h48 #define X86_FEATURE_FXSR ( 0*32+24) /* FXSAVE/FXRSTOR, CR4.OSFXSR */
/linux-4.4.14/tools/testing/selftests/powerpc/switch_endian/
H A Dswitch_endian_test.S18 /* Setup CR, only CR2-CR4 are maintained */
/linux-4.4.14/arch/x86/kernel/cpu/mtrr/
H A Dcyrix.c139 /* Save value of CR4 and clear Page Global Enable (bit 7) */ prepare_set()
172 /* Restore value of CR4 */ post_set()
H A Dgeneric.c744 /* Save value of CR4 and clear Page Global Enable (bit 7) */ __acquires()
774 /* Restore value of CR4 */ __releases()
/linux-4.4.14/arch/x86/kernel/
H A Drelocate_kernel_32.S31 #define CR4 DATA(0xc) define
58 movl %eax, CR4(%edi)
198 movl CR4(%edi), %eax
H A Drelocate_kernel_64.S33 #define CR4 DATA(0x18) define
68 movq %rax, CR4(%r11)
195 movq CR4(%r8), %rax
H A Dhead_32.S350 # which means no CPUID and no CR4
359 jz enable_paging # No flags or only CPUID.FPU = no CR4
H A Dprocess_32.c105 printk(KERN_DEFAULT "CR0: %08lx CR2: %08lx CR3: %08lx CR4: %08lx\n", __show_regs()
H A Dprocess_64.c102 printk(KERN_DEFAULT "CR2: %016lx CR3: %016lx CR4: %016lx\n", cr2, cr3, __show_regs()
/linux-4.4.14/drivers/net/wireless/brcm80211/brcmfmac/
H A Dchip.h32 * @rambase: RAM base address (only applicable for ARM CR4 chips).
H A Dchip.c88 /* ARM CR4 core specific control flag bits */
708 brcmf_err("RAM base not provided with ARM CR4 core\n"); brcmf_chip_get_raminfo()
/linux-4.4.14/arch/x86/include/uapi/asm/
H A Dprocessor-flags.h83 * Intel CPU features in CR4
/linux-4.4.14/drivers/pci/host/
H A Dpcie-spear13xx.c122 /* CR4 ID */
/linux-4.4.14/drivers/spi/
H A Dspi-sh.c60 /* CR4 */
/linux-4.4.14/drivers/bcma/
H A Dscan.c100 { BCMA_CORE_ARM_CR4, "ARM CR4" },
/linux-4.4.14/arch/x86/kernel/fpu/
H A Dinit.c22 * Initialize the registers found in all CPUs, CR0 and CR4:
/linux-4.4.14/arch/x86/kernel/cpu/
H A Dcommon.c1336 * Initialize the CR4 shadow before doing anything that could cpu_init()
1437 * Initialize the CR4 shadow before doing anything that could cpu_init()
H A Dintel.c156 * be false so that __flush_tlb_all() causes CR3 insted of CR4.PGE early_init_intel()
/linux-4.4.14/drivers/dma/
H A Dpl330.c134 #define CR4 0xe10 macro
1747 pl330->pcfg.peri_ns = readl(regs + CR4); read_dmac_config()
/linux-4.4.14/arch/x86/xen/
H A Denlighten.c451 /* Xen will set CR4.OSXSAVE if supported and not disabled by force */ xen_init_cpuid_mask()
/linux-4.4.14/drivers/staging/xgifb/
H A Dvb_setmode.c408 /* Tempax: CR4 HRS */ XGI_SetXG21CRTC()
503 /* Tempax: CR4 HRS */ XGI_SetXG27CRTC()
526 /* Tempax: CR4 HRS */ XGI_SetXG27CRTC()
/linux-4.4.14/arch/x86/kvm/
H A Demulate.c2487 * CR0/CR3/CR4/EFER. It's all a bit more complicated if the vCPU em_rsm()
2494 /* Zero CR4.PCIDE before CR0.PG. */ em_rsm()
2512 /* Now clear CR4.PAE (which must be done before clearing EFER.LME). */ em_rsm()
H A Dvmx.c1800 * NX is needed to handle CR0.WP=1, CR4.SMEP=1. Testing update_transition_efer()
1802 * or CR4. Host SMEP is anyway a requirement for guest SMEP. update_transition_efer()
3787 * this bit, even if host CR4.MCE == 0. vmx_set_cr4()
4638 /* Save the most likely value for this task's CR4 in the VMCS. */ vmx_set_constant_host_state()
7949 pr_err("CR4: actual=0x%016lx, shadow=0x%016lx, gh_mask=%016lx\n", dump_vmcs()
8009 pr_err("CR0=%016lx CR3=%016lx CR4=%016lx\n", dump_vmcs()
H A Dmmu.c3827 * bit is only meaningful if the SMAP bit is set in CR4. update_permission_bitmask()
3848 * - X86_CR4_SMAP is set in CR4 update_permission_bitmask()
H A Dsvm.c223 VMCB_CR, /* CR0, CR3, CR4, EFER */
/linux-4.4.14/drivers/video/fbdev/sis/
H A Dinit.c3338 SiS_Pr->CCRT1CRTC[4] = (SiS_Pr->CHSyncStart >> 3) + 3; /* CR4 */ SiS_CalcCRRegisters()
H A Dinit301.c5225 /* CR0 CR1 CR2 CR3 CR4 CR5 CR6 CR7 */ SiS_SetGroup1_301()

Completed in 1466 milliseconds