Home
last modified time | relevance | path

Searched refs:dt_id (Results 1 – 8 of 8) sorted by relevance

/linux-4.1.27/drivers/clk/tegra/
Dclk-tegra30.c591 { .con_id = "pll_c", .dt_id = TEGRA30_CLK_PLL_C },
592 { .con_id = "pll_c_out1", .dt_id = TEGRA30_CLK_PLL_C_OUT1 },
593 { .con_id = "pll_p", .dt_id = TEGRA30_CLK_PLL_P },
594 { .con_id = "pll_p_out1", .dt_id = TEGRA30_CLK_PLL_P_OUT1 },
595 { .con_id = "pll_p_out2", .dt_id = TEGRA30_CLK_PLL_P_OUT2 },
596 { .con_id = "pll_p_out3", .dt_id = TEGRA30_CLK_PLL_P_OUT3 },
597 { .con_id = "pll_p_out4", .dt_id = TEGRA30_CLK_PLL_P_OUT4 },
598 { .con_id = "pll_m", .dt_id = TEGRA30_CLK_PLL_M },
599 { .con_id = "pll_m_out1", .dt_id = TEGRA30_CLK_PLL_M_OUT1 },
600 { .con_id = "pll_x", .dt_id = TEGRA30_CLK_PLL_X },
[all …]
Dclk-tegra124.c762 [tegra_clk_ispb] = { .dt_id = TEGRA124_CLK_ISPB, .present = true },
763 [tegra_clk_rtc] = { .dt_id = TEGRA124_CLK_RTC, .present = true },
764 [tegra_clk_timer] = { .dt_id = TEGRA124_CLK_TIMER, .present = true },
765 [tegra_clk_uarta] = { .dt_id = TEGRA124_CLK_UARTA, .present = true },
766 [tegra_clk_sdmmc2_8] = { .dt_id = TEGRA124_CLK_SDMMC2, .present = true },
767 [tegra_clk_i2s1] = { .dt_id = TEGRA124_CLK_I2S1, .present = true },
768 [tegra_clk_i2c1] = { .dt_id = TEGRA124_CLK_I2C1, .present = true },
769 [tegra_clk_sdmmc1_8] = { .dt_id = TEGRA124_CLK_SDMMC1, .present = true },
770 [tegra_clk_sdmmc4_8] = { .dt_id = TEGRA124_CLK_SDMMC4, .present = true },
771 [tegra_clk_pwm] = { .dt_id = TEGRA124_CLK_PWM, .present = true },
[all …]
Dclk-tegra114.c688 [tegra_clk_rtc] = { .dt_id = TEGRA114_CLK_RTC, .present = true },
689 [tegra_clk_timer] = { .dt_id = TEGRA114_CLK_TIMER, .present = true },
690 [tegra_clk_uarta] = { .dt_id = TEGRA114_CLK_UARTA, .present = true },
691 [tegra_clk_uartd] = { .dt_id = TEGRA114_CLK_UARTD, .present = true },
692 [tegra_clk_sdmmc2_8] = { .dt_id = TEGRA114_CLK_SDMMC2, .present = true },
693 [tegra_clk_i2s1] = { .dt_id = TEGRA114_CLK_I2S1, .present = true },
694 [tegra_clk_i2c1] = { .dt_id = TEGRA114_CLK_I2C1, .present = true },
695 [tegra_clk_ndflash] = { .dt_id = TEGRA114_CLK_NDFLASH, .present = true },
696 [tegra_clk_sdmmc1_8] = { .dt_id = TEGRA114_CLK_SDMMC1, .present = true },
697 [tegra_clk_sdmmc4_8] = { .dt_id = TEGRA114_CLK_SDMMC4, .present = true },
[all …]
Dclk-tegra20.c431 { .con_id = "pll_c", .dt_id = TEGRA20_CLK_PLL_C },
432 { .con_id = "pll_c_out1", .dt_id = TEGRA20_CLK_PLL_C_OUT1 },
433 { .con_id = "pll_p", .dt_id = TEGRA20_CLK_PLL_P },
434 { .con_id = "pll_p_out1", .dt_id = TEGRA20_CLK_PLL_P_OUT1 },
435 { .con_id = "pll_p_out2", .dt_id = TEGRA20_CLK_PLL_P_OUT2 },
436 { .con_id = "pll_p_out3", .dt_id = TEGRA20_CLK_PLL_P_OUT3 },
437 { .con_id = "pll_p_out4", .dt_id = TEGRA20_CLK_PLL_P_OUT4 },
438 { .con_id = "pll_m", .dt_id = TEGRA20_CLK_PLL_M },
439 { .con_id = "pll_m_out1", .dt_id = TEGRA20_CLK_PLL_M_OUT1 },
440 { .con_id = "pll_x", .dt_id = TEGRA20_CLK_PLL_X },
[all …]
Dclk.c298 clk_register_clkdev(clks[dev_clks->dt_id], dev_clks->con_id, in tegra_register_devclks()
312 return &clks[tegra_clk[clk_id].dt_id]; in tegra_lookup_dt_id()
Dclk.h584 int dt_id; member
589 int dt_id; member
/linux-4.1.27/drivers/scsi/
Dch.c71 static int dt_id[CH_DT_MAX] = { [ 0 ... (CH_DT_MAX-1) ] = -1 }; variable
73 module_param_array(dt_id, int, NULL, 0444);
370 if (elem < CH_DT_MAX && -1 != dt_id[elem]) { in ch_readconfig()
371 id = dt_id[elem]; in ch_readconfig()
/linux-4.1.27/Documentation/scsi/
Dscsi-changer.txt134 dt_id=<id1>,<id2>,...