Searched refs:TWI1_CLKDIV (Results 1 - 6 of 6) sorted by relevance

/linux-4.1.27/arch/blackfin/mach-bf609/boards/
H A Dezkit.c1870 .start = TWI1_CLKDIV,
1871 .end = TWI1_CLKDIV + 0xFF,
/linux-4.1.27/arch/blackfin/kernel/
H A Ddebug-mmrs.c1546 #if defined(TWI_CLKDIV) || defined(TWI0_CLKDIV) || defined(TWI1_CLKDIV) bfin_debug_mmrs_init()
1554 # ifdef TWI1_CLKDIV bfin_debug_mmrs_init()
/linux-4.1.27/arch/blackfin/mach-bf548/include/mach/
H A DdefBF544.h56 #define TWI1_CLKDIV 0xffc02200 /* Clock Divider Register */ macro
H A DdefBF547.h95 #define TWI1_CLKDIV 0xffc02200 /* Clock Divider Register */ macro
/linux-4.1.27/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h692 #define TWI1_CLKDIV 0xFFC02200 /* Serial Clock Divider Register */ macro
708 #define TWI1_REGBASE TWI1_CLKDIV
/linux-4.1.27/arch/blackfin/mach-bf609/include/mach/
H A DdefBF60x_base.h616 #define TWI1_CLKDIV 0xFFC01F00 /* TWI1 SCL Clock Divider */ macro

Completed in 570 milliseconds