Searched refs:TEGRA20_CLK_PLL_P_OUT4 (Results 1 - 7 of 7) sorted by relevance

/linux-4.1.27/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h147 #define TEGRA20_CLK_PLL_P_OUT4 125 macro
/linux-4.1.27/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h147 #define TEGRA20_CLK_PLL_P_OUT4 125 macro
/linux-4.1.27/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h147 #define TEGRA20_CLK_PLL_P_OUT4 125 macro
/linux-4.1.27/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h147 #define TEGRA20_CLK_PLL_P_OUT4 125 macro
/linux-4.1.27/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dtegra20-car.h147 #define TEGRA20_CLK_PLL_P_OUT4 125 macro
/linux-4.1.27/include/dt-bindings/clock/
H A Dtegra20-car.h147 #define TEGRA20_CLK_PLL_P_OUT4 125 macro
/linux-4.1.27/drivers/clk/tegra/
H A Dclk-tegra20.c437 { .con_id = "pll_p_out4", .dt_id = TEGRA20_CLK_PLL_P_OUT4 },
559 [tegra_clk_pll_p_out4] = { .dt_id = TEGRA20_CLK_PLL_P_OUT4, .present = true },
1033 {TEGRA20_CLK_PLL_P_OUT4, TEGRA20_CLK_CLK_MAX, 24000000, 1},

Completed in 92 milliseconds