Home
last modified time | relevance | path

Searched refs:SCK (Results 1 – 9 of 9) sorted by relevance

/linux-4.1.27/arch/arm/mach-sa1100/
Dassabet.c93 #define SCK GPIO_GPIO(18) macro
98 GPSR = SCK; in adv7171_start()
107 GPSR = SCK; in adv7171_stop()
118 GPCR = SCK; in adv7171_send()
125 GPSR = SCK; in adv7171_send()
128 GPCR = SCK; in adv7171_send()
133 GPSR = SCK; in adv7171_send()
138 GPCR = SCK | SDA; in adv7171_send()
152 GPCR = SDA | SCK | MOD; /* clear L3 mode to ensure UDA1341 doesn't respond */ in adv7171_write()
153 GPDR = (GPDR | SCK | MOD) & ~SDA; in adv7171_write()
[all …]
/linux-4.1.27/Documentation/spi/
Dbutterfly32 SCK = J403.PB1/SCK = pin 2/D0
61 SCK = J403.PE4/USCK = pin 5/D3
Dspi-summary13 The three signal wires hold a clock (SCK, often on the order of 10 MHz),
61 chips described as using "three wire" signaling: SCK, data, nCSx.
496 SPI bus (shared SCK, MOSI, MISO). Valid bus numbers start at zero. On
/linux-4.1.27/Documentation/devicetree/bindings/sound/
Dfsl,esai.txt27 derive HCK, SCK and FS.
29 derive HCK, SCK and FS.
/linux-4.1.27/Documentation/devicetree/bindings/spi/
Dspi-gpio.txt8 - gpio-sck: GPIO spec for the SCK line to use
/linux-4.1.27/Documentation/zh_CN/
Dgpio.txt409 从设备延迟 SCK 的上升沿,而 I2C 主设备相应地调整其信号传输速率。
/linux-4.1.27/Documentation/gpio/
Dgpio.txt118 delays the rising edge of SCK, and the I2C master adjusts its signaling rate
Dgpio-legacy.txt438 slower clock delays the rising edge of SCK, and the I2C master adjusts its
/linux-4.1.27/drivers/spi/
DKconfig228 interface to manage MOSI, MISO, SCK, and chipselect signals. SPI