Searched refs:MMCR1_TTM0SEL_SH (Results 1 - 6 of 6) sorted by relevance

/linux-4.1.27/arch/powerpc/perf/
H A Dpower7-pmu.c35 #define MMCR1_TTM0SEL_SH 60 macro
290 << (MMCR1_TTM0SEL_SH - 4 * pmc); power7_compute_mmcr()
H A Dpower5+-pmu.c47 #define MMCR1_TTM0SEL_SH 62 macro
520 mmcr1 |= (unsigned long)i << MMCR1_TTM0SEL_SH; power5p_compute_mmcr()
H A Dpower5-pmu.c47 #define MMCR1_TTM0SEL_SH 62 macro
460 mmcr1 |= (unsigned long)i << MMCR1_TTM0SEL_SH; power5_compute_mmcr()
H A Dpower6-pmu.c39 #define MMCR1_TTM0SEL_SH 60 macro
40 #define MMCR1_TTMSEL_SH(n) (MMCR1_TTM0SEL_SH - (n) * 4)
H A Dpower4-pmu.c55 #define MMCR1_TTM0SEL_SH 62 macro
436 << MMCR1_TTM0SEL_SH; p4_compute_mmcr()
H A Dppc970-pmu.c52 #define MMCR1_TTM0SEL_SH 62 macro

Completed in 76 milliseconds