/linux-4.4.14/drivers/isdn/hisax/ |
H A D | teles0.c | 1 /* $Id: teles0.c,v 2.15.2.4 2004/01/13 23:48:39 keil Exp $ 100 return (readisac(cs->hw.teles0.membase, offset)); ReadISAC() 106 writeisac(cs->hw.teles0.membase, offset, value); WriteISAC() 112 read_fifo_isac(cs->hw.teles0.membase, data, size); ReadISACfifo() 118 write_fifo_isac(cs->hw.teles0.membase, data, size); WriteISACfifo() 124 return (readhscx(cs->hw.teles0.membase, hscx, offset)); ReadHSCX() 130 writehscx(cs->hw.teles0.membase, hscx, offset, value); WriteHSCX() 137 #define READHSCX(cs, nr, reg) readhscx(cs->hw.teles0.membase, nr, reg) 138 #define WRITEHSCX(cs, nr, reg, data) writehscx(cs->hw.teles0.membase, nr, reg, data) 139 #define READHSCXFIFO(cs, nr, ptr, cnt) read_fifo_hscx(cs->hw.teles0.membase, nr, ptr, cnt) 140 #define WRITEHSCXFIFO(cs, nr, ptr, cnt) write_fifo_hscx(cs->hw.teles0.membase, nr, ptr, cnt) 153 val = readhscx(cs->hw.teles0.membase, 1, HSCX_ISTA); teles0_interrupt() 157 val = readisac(cs->hw.teles0.membase, ISAC_ISTA); teles0_interrupt() 162 val = readhscx(cs->hw.teles0.membase, 1, HSCX_ISTA); teles0_interrupt() 168 val = readisac(cs->hw.teles0.membase, ISAC_ISTA); teles0_interrupt() 174 writehscx(cs->hw.teles0.membase, 0, HSCX_MASK, 0xFF); teles0_interrupt() 175 writehscx(cs->hw.teles0.membase, 1, HSCX_MASK, 0xFF); teles0_interrupt() 176 writeisac(cs->hw.teles0.membase, ISAC_MASK, 0xFF); teles0_interrupt() 177 writeisac(cs->hw.teles0.membase, ISAC_MASK, 0x0); teles0_interrupt() 178 writehscx(cs->hw.teles0.membase, 0, HSCX_MASK, 0x0); teles0_interrupt() 179 writehscx(cs->hw.teles0.membase, 1, HSCX_MASK, 0x0); teles0_interrupt() 187 if (cs->hw.teles0.cfg_reg) release_io_teles0() 188 release_region(cs->hw.teles0.cfg_reg, 8); release_io_teles0() 189 iounmap(cs->hw.teles0.membase); release_io_teles0() 190 release_mem_region(cs->hw.teles0.phymem, TELES_IOMEM_SIZE); release_io_teles0() 198 if (cs->hw.teles0.cfg_reg) { reset_teles0() 228 cfval |= ((cs->hw.teles0.phymem >> 9) & 0xF0); reset_teles0() 229 byteout(cs->hw.teles0.cfg_reg + 4, cfval); reset_teles0() 231 byteout(cs->hw.teles0.cfg_reg + 4, cfval | 1); reset_teles0() 234 writeb(0, cs->hw.teles0.membase + 0x80); mb(); reset_teles0() 236 writeb(1, cs->hw.teles0.membase + 0x80); mb(); reset_teles0() 278 cs->hw.teles0.cfg_reg = card->para[2]; setup_teles0() 280 cs->hw.teles0.cfg_reg = 0; setup_teles0() 289 if (cs->hw.teles0.cfg_reg) { setup_teles0() 290 if (!request_region(cs->hw.teles0.cfg_reg, 8, "teles cfg")) { setup_teles0() 294 cs->hw.teles0.cfg_reg, setup_teles0() 295 cs->hw.teles0.cfg_reg + 8); setup_teles0() 299 if (cs->hw.teles0.cfg_reg) { setup_teles0() 300 if ((val = bytein(cs->hw.teles0.cfg_reg + 0)) != 0x51) { setup_teles0() 302 cs->hw.teles0.cfg_reg + 0, val); setup_teles0() 303 release_region(cs->hw.teles0.cfg_reg, 8); setup_teles0() 306 if ((val = bytein(cs->hw.teles0.cfg_reg + 1)) != 0x93) { setup_teles0() 308 cs->hw.teles0.cfg_reg + 1, val); setup_teles0() 309 release_region(cs->hw.teles0.cfg_reg, 8); setup_teles0() 312 val = bytein(cs->hw.teles0.cfg_reg + 2); /* 0x1e=without AB setup_teles0() 318 cs->hw.teles0.cfg_reg + 2, val); setup_teles0() 319 release_region(cs->hw.teles0.cfg_reg, 8); setup_teles0() 325 cs->hw.teles0.phymem = card->para[1]; setup_teles0() 326 if (!request_mem_region(cs->hw.teles0.phymem, TELES_IOMEM_SIZE, "teles iomem")) { setup_teles0() 330 cs->hw.teles0.phymem, setup_teles0() 331 cs->hw.teles0.phymem + TELES_IOMEM_SIZE); setup_teles0() 332 if (cs->hw.teles0.cfg_reg) setup_teles0() 333 release_region(cs->hw.teles0.cfg_reg, 8); setup_teles0() 336 cs->hw.teles0.membase = ioremap(cs->hw.teles0.phymem, TELES_IOMEM_SIZE); setup_teles0() 340 cs->hw.teles0.membase, cs->hw.teles0.cfg_reg); setup_teles0()
|
H A D | telespci.c | 183 return (readisac(cs->hw.teles0.membase, offset)); ReadISAC() 189 writeisac(cs->hw.teles0.membase, offset, value); WriteISAC() 195 read_fifo_isac(cs->hw.teles0.membase, data, size); ReadISACfifo() 201 write_fifo_isac(cs->hw.teles0.membase, data, size); WriteISACfifo() 207 return (readhscx(cs->hw.teles0.membase, hscx, offset)); ReadHSCX() 213 writehscx(cs->hw.teles0.membase, hscx, offset, value); WriteHSCX() 220 #define READHSCX(cs, nr, reg) readhscx(cs->hw.teles0.membase, nr, reg) 221 #define WRITEHSCX(cs, nr, reg, data) writehscx(cs->hw.teles0.membase, nr, reg, data) 222 #define READHSCXFIFO(cs, nr, ptr, cnt) read_fifo_hscx(cs->hw.teles0.membase, nr, ptr, cnt) 223 #define WRITEHSCXFIFO(cs, nr, ptr, cnt) write_fifo_hscx(cs->hw.teles0.membase, nr, ptr, cnt) 235 hval = readhscx(cs->hw.teles0.membase, 1, HSCX_ISTA); telespci_interrupt() 238 ival = readisac(cs->hw.teles0.membase, ISAC_ISTA); telespci_interrupt() 246 writel(0x70000000, cs->hw.teles0.membase + 0x3C); telespci_interrupt() 248 writehscx(cs->hw.teles0.membase, 0, HSCX_MASK, 0xFF); telespci_interrupt() 249 writehscx(cs->hw.teles0.membase, 1, HSCX_MASK, 0xFF); telespci_interrupt() 250 writeisac(cs->hw.teles0.membase, ISAC_MASK, 0xFF); telespci_interrupt() 251 writeisac(cs->hw.teles0.membase, ISAC_MASK, 0x0); telespci_interrupt() 252 writehscx(cs->hw.teles0.membase, 0, HSCX_MASK, 0x0); telespci_interrupt() 253 writehscx(cs->hw.teles0.membase, 1, HSCX_MASK, 0x0); telespci_interrupt() 261 iounmap(cs->hw.teles0.membase); release_io_telespci() 306 cs->hw.teles0.membase = ioremap(pci_resource_start(dev_tel, 0), setup_telespci() 317 writel(0x00000000, cs->hw.teles0.membase + 0x28); setup_telespci() 318 writel(0x01000000, cs->hw.teles0.membase + 0x28); setup_telespci() 319 writel(0x01000000, cs->hw.teles0.membase + 0x28); setup_telespci() 320 writel(0x7BFFFFFF, cs->hw.teles0.membase + 0x2C); setup_telespci() 321 writel(0x70000000, cs->hw.teles0.membase + 0x3C); setup_telespci() 322 writel(0x61000000, cs->hw.teles0.membase + 0x40); setup_telespci() 323 /* writel(0x00800000, cs->hw.teles0.membase + 0x200); */ setup_telespci() 328 cs->hw.teles0.membase); setup_telespci()
|
H A D | Makefile | 30 hisax-$(CONFIG_HISAX_16_0) += teles0.o isac.o arcofi.o hscx.o
|
H A D | hisax.h | 899 struct teles0_hw teles0; member in union:IsdnCardState::__anon5632
|