Home
last modified time | relevance | path

Searched refs:subc (Results 1 – 26 of 26) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/nouveau/
Dnouveau_dma.h111 BEGIN_NV04(struct nouveau_channel *chan, int subc, int mthd, int size) in BEGIN_NV04() argument
113 OUT_RING(chan, 0x00000000 | (subc << 13) | (size << 18) | mthd); in BEGIN_NV04()
117 BEGIN_NI04(struct nouveau_channel *chan, int subc, int mthd, int size) in BEGIN_NI04() argument
119 OUT_RING(chan, 0x40000000 | (subc << 13) | (size << 18) | mthd); in BEGIN_NI04()
123 BEGIN_NVC0(struct nouveau_channel *chan, int subc, int mthd, int size) in BEGIN_NVC0() argument
125 OUT_RING(chan, 0x20000000 | (size << 16) | (subc << 13) | (mthd >> 2)); in BEGIN_NVC0()
129 BEGIN_NIC0(struct nouveau_channel *chan, int subc, int mthd, int size) in BEGIN_NIC0() argument
131 OUT_RING(chan, 0x60000000 | (size << 16) | (subc << 13) | (mthd >> 2)); in BEGIN_NIC0()
135 BEGIN_IMC0(struct nouveau_channel *chan, int subc, int mthd, u16 data) in BEGIN_IMC0() argument
137 OUT_RING(chan, 0x80000000 | (data << 16) | (subc << 13) | (mthd >> 2)); in BEGIN_IMC0()
/linux-4.4.14/arch/c6x/lib/
Ddivremu.S22 ;; We use a series of up to 31 subc instructions. First, we find
25 ;; to the, and the number of times we have to execute subc.
52 || [b1] subc .l1x A4,B4,A4
54 [b1] subc .l1x A4,B4,A4
60 || [b1] subc .l1x A4,B4,A4
62 [b1] subc .l1x A4,B4,A4
65 [b1] subc .l1x A4,B4,A4
67 [b1] subc .l1x A4,B4,A4
69 [b1] subc .l1x A4,B4,A4
71 [b1] subc .l1x A4,B4,A4
[all …]
Ddivu.S39 ;; We use a series of up to 31 subc instructions. First, we find
42 ;; to the, and the number of times we have to execute subc.
64 || [B1] subc .l1x A4,B4,A4
66 [B1] subc .l1x A4,B4,A4
72 || [B1] subc .l1x A4,B4,A4
74 [B1] subc .l1x A4,B4,A4
77 [B1] subc .l1x A4,B4,A4
79 [B1] subc .l1x A4,B4,A4
81 [B1] subc .l1x A4,B4,A4
83 [B1] subc .l1x A4,B4,A4
[all …]
Dremu.S57 || [B1] subc .l1x A4,B4,A4
60 [B1] subc .l1x A4,B4,A4
63 [B1] subc .l1x A4,B4,A4
65 [B1] subc .l1x A4,B4,A4
67 [B1] subc .l1x A4,B4,A4
69 [B1] subc .l1x A4,B4,A4
71 [B1] subc .l1x A4,B4,A4
76 [B1] subc .l1x A4,B4,A4
78 [B1] subc .l1x A4,B4,A4
/linux-4.4.14/drivers/gpu/drm/nouveau/nvkm/engine/sw/
Dchan.h19 bool (*mthd)(struct nvkm_sw_chan *, int subc, u32 mthd, u32 data);
25 bool nvkm_sw_chan_mthd(struct nvkm_sw_chan *, int subc, u32 mthd, u32 data);
Dchan.c33 nvkm_sw_chan_mthd(struct nvkm_sw_chan *chan, int subc, u32 mthd, u32 data) in nvkm_sw_chan_mthd() argument
43 return chan->func->mthd(chan, subc, mthd, data); in nvkm_sw_chan_mthd()
Dbase.c30 nvkm_sw_mthd(struct nvkm_sw *sw, int chid, int subc, u32 mthd, u32 data) in nvkm_sw_mthd() argument
39 handled = nvkm_sw_chan_mthd(chan, subc, mthd, data); in nvkm_sw_mthd()
Dnv04.c87 nv04_sw_chan_mthd(struct nvkm_sw_chan *base, int subc, u32 mthd, u32 data) in nv04_sw_chan_mthd() argument
Dgf100.c57 gf100_sw_chan_mthd(struct nvkm_sw_chan *base, int subc, u32 mthd, u32 data) in gf100_sw_chan_mthd() argument
Dnv50.c62 nv50_sw_chan_mthd(struct nvkm_sw_chan *base, int subc, u32 mthd, u32 data) in nv50_sw_chan_mthd() argument
/linux-4.4.14/arch/mn10300/lib/
D__ucmpdi2.S31 subc a1,d1 # may clear Z, never sets it
38 subc d0,d0 # -1 if LE, 0 if GE define
/linux-4.4.14/drivers/gpu/drm/nouveau/nvkm/engine/sec/
Dg98.c50 u32 subc = (addr & 0x3800) >> 11; in g98_sec_intr() local
60 subc, mthd, data); in g98_sec_intr()
/linux-4.4.14/drivers/gpu/drm/nouveau/nvkm/engine/ce/
Dgt215.c51 u32 subc = (addr & 0x3800) >> 11; in gt215_ce_intr() local
61 subc, mthd, data); in gt215_ce_intr()
/linux-4.4.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dnv50.c421 u32 subc = (addr & 0x00070000) >> 16; in nv50_gr_trap_handler() local
434 chid, inst, name, subc, class, mthd, in nv50_gr_trap_handler()
449 u32 subc = (addr & 0x00070000) >> 16; in nv50_gr_trap_handler() local
460 subc, class, mthd, data, addr); in nv50_gr_trap_handler()
627 u32 subc = (addr & 0x00070000) >> 16; in nv50_gr_intr() local
667 subc, class, mthd, data); in nv50_gr_intr()
Dnv40.c243 u32 subc = (addr & 0x00070000) >> 16; in nv40_gr_intr() local
246 u32 class = nvkm_rd32(device, 0x400160 + subc * 4) & 0xffff; in nv40_gr_intr()
280 subc, class, mthd, data); in nv40_gr_intr()
Dnv20.c190 u32 subc = (addr & 0x00070000) >> 16; in nv20_gr_intr() local
193 u32 class = nvkm_rd32(device, 0x400160 + subc * 4) & 0xfff; in nv20_gr_intr()
212 subc, class, mthd, data); in nv20_gr_intr()
Dnv04.c447 int subc = (nvkm_rd32(device, NV04_PGRAPH_TRAPPED_ADDR) >> 13) & 0x7; in nv04_gr_set_ctx1() local
456 nvkm_wr32(device, NV04_PGRAPH_CTX_CACHE1 + (subc << 2), tmp); in nv04_gr_set_ctx1()
1282 u32 subc = (addr & 0x0000e000) >> 13; in nv04_gr_intr() local
1285 u32 class = nvkm_rd32(device, 0x400180 + subc * 4) & 0xff; in nv04_gr_intr()
1321 subc, class, mthd, data); in nv04_gr_intr()
Dgf100.c1148 u32 subc = (addr & 0x00070000) >> 16; in gf100_gr_ctxctl_isr() local
1154 subc, class, mthd, data); in gf100_gr_ctxctl_isr()
1189 u32 subc = (addr & 0x00070000) >> 16; in gf100_gr_intr() local
1202 if (device->card_type < NV_E0 || subc < 4) in gf100_gr_intr()
1203 class = nvkm_rd32(device, 0x404200 + (subc * 4)); in gf100_gr_intr()
1220 chid, inst << 12, name, subc, in gf100_gr_intr()
1230 chid, inst << 12, name, subc, class, mthd, data); in gf100_gr_intr()
1241 name, subc, class, mthd, data); in gf100_gr_intr()
Dnv10.c1091 u32 subc = (addr & 0x00070000) >> 16; in nv10_gr_intr() local
1094 u32 class = nvkm_rd32(device, 0x400160 + subc * 4) & 0xfff; in nv10_gr_intr()
1129 subc, class, mthd, data); in nv10_gr_intr()
/linux-4.4.14/drivers/gpu/drm/nouveau/include/nvkm/engine/
Dsw.h12 bool nvkm_sw_mthd(struct nvkm_sw *sw, int chid, int subc, u32 mthd, u32 data);
/linux-4.4.14/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
Dnv04.c111 const int subc = (addr & 0x0000e000) >> 13; in nv04_fifo_swmthd() local
113 const u32 mask = 0x0000000f << (subc * 4); in nv04_fifo_swmthd()
125 handled = nvkm_sw_mthd(sw, chid, subc, mthd, data); in nv04_fifo_swmthd()
Dgf100.c367 u32 subc = (addr & 0x00070000) >> 16; in gf100_fifo_intr_pbdma() local
376 if (nvkm_sw_mthd(device->sw, chid, subc, mthd, data)) in gf100_fifo_intr_pbdma()
388 subc, mthd, data); in gf100_fifo_intr_pbdma()
Dgk104.c459 u32 subc = (addr & 0x00070000) >> 16; in gk104_fifo_intr_pbdma_0() local
468 if (nvkm_sw_mthd(device->sw, chid, subc, mthd, data)) in gk104_fifo_intr_pbdma_0()
481 subc, mthd, data); in gk104_fifo_intr_pbdma_0()
/linux-4.4.14/drivers/gpu/drm/i2c/
Dch7006_mode.c106 subc, scale, scale_mask, norm_mask, e_hd, e_vd) { \ argument
128 .subc_coeff = subc * fixed1, \
136 subc, scale, scale_mask, norm_mask) \ argument
137 __MODE(f, hd, vd, ht, vt, hsynp, vsynp, subc, scale, \
/linux-4.4.14/arch/sh/lib/
Dashiftrt.S80 subc r4,r4
Dashrsi3.S112 subc r0,r0