Home
last modified time | relevance | path

Searched refs:rOFDM0_XAAGCCore1 (Results 1 – 13 of 13) sorted by relevance

/linux-4.4.14/drivers/staging/rtl8192u/
Dr819xU_phy.c652 priv->PHYRegDef[RF90_PATH_A].rfAGCControl1 = rOFDM0_XAAGCCore1; in rtl8192_InitBBRFRegDef()
888 read_nic_byte(dev, rOFDM0_XAAGCCore1, &priv->DefaultInitialGain[0]); in rtl8192_phy_getTxPower()
1723 (u8)rtl8192_QueryBBReg(dev, rOFDM0_XAAGCCore1, bitmask); in InitialGainOperateWorkItemCallBack()
1747 write_nic_byte(dev, rOFDM0_XAAGCCore1, initial_gain); in InitialGainOperateWorkItemCallBack()
1762 rtl8192_setBBreg(dev, rOFDM0_XAAGCCore1, bitmask, in InitialGainOperateWorkItemCallBack()
Dr8192U_dm.c1555 rtl8192_setBBreg(dev, rOFDM0_XAAGCCore1, bit_mask, (u32)priv->initgain_backup.xaagccore1); in dm_bb_initialgain_restore()
1595 priv->initgain_backup.xaagccore1 = (u8)rtl8192_QueryBBReg(dev, rOFDM0_XAAGCCore1, bit_mask); in dm_bb_initialgain_backup()
1843 write_nic_byte(dev, rOFDM0_XAAGCCore1, 0x17); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1896 write_nic_byte(dev, rOFDM0_XAAGCCore1, 0x2c); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1901 write_nic_byte(dev, rOFDM0_XAAGCCore1, 0x20); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
2055 read_nic_byte(dev, rOFDM0_XAAGCCore1, &tmp); in dm_initial_gain()
2065 write_nic_byte(dev, rOFDM0_XAAGCCore1, initial_gain); in dm_initial_gain()
Dr819xU_phyreg.h129 #define rOFDM0_XAAGCCore1 0xc50 macro
/linux-4.4.14/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phy.c445 priv->PHYRegDef[RF90_PATH_A].rfAGCControl1 = rOFDM0_XAAGCCore1; in _rtl92e_init_bb_rf_reg_def()
614 priv->DefaultInitialGain[0] = rtl92e_readb(dev, rOFDM0_XAAGCCore1); in rtl92e_get_tx_power()
1315 (u8)rtl92e_get_bb_reg(dev, rOFDM0_XAAGCCore1, in rtl92e_init_gain()
1348 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, initial_gain); in rtl92e_init_gain()
1364 rtl92e_set_bb_reg(dev, rOFDM0_XAAGCCore1, BitMask, in rtl92e_init_gain()
Drtl_dm.c1217 rtl92e_set_bb_reg(dev, rOFDM0_XAAGCCore1, bit_mask, in _rtl92e_dm_bb_initialgain_restore()
1255 priv->initgain_backup.xaagccore1 = (u8)rtl92e_get_bb_reg(dev, rOFDM0_XAAGCCore1, bit_mask); in rtl92e_dm_backup_state()
1403 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, 0x17); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1434 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, 0x2c); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1439 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, 0x20); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1540 if (dm_digtable.pre_ig_value != rtl92e_readb(dev, rOFDM0_XAAGCCore1)) in _rtl92e_dm_initial_gain()
1546 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, initial_gain); in _rtl92e_dm_initial_gain()
Dr8192E_phyreg.h144 #define rOFDM0_XAAGCCore1 0xc50 macro
/linux-4.4.14/drivers/staging/rtl8723au/hal/
Dodm.c1564 Regc50 = rtl8723au_read32(adapter, rOFDM0_XAAGCCore1); in ODM_SingleDualAntennaDetection()
1669 val32 = rtl8723au_read32(adapter, rOFDM0_XAAGCCore1); in ODM_SingleDualAntennaDetection()
1672 rtl8723au_write32(adapter, rOFDM0_XAAGCCore1, val32); in ODM_SingleDualAntennaDetection()
1674 rtl8723au_write32(adapter, rOFDM0_XAAGCCore1, Regc50); in ODM_SingleDualAntennaDetection()
Drtl8723a_phycfg.c505 pHalData->PHYRegDef[RF_PATH_A].rfAGCControl1 = rOFDM0_XAAGCCore1; in phy_InitBBRFRegisterDefinition()
/linux-4.4.14/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c644 reg[RF_PATH_A]->rfAGCControl1 = rOFDM0_XAAGCCore1; in rtl88e_phy_init_bb_rf_register_definition()
/linux-4.4.14/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h207 #define rOFDM0_XAAGCCore1 0xc50 /* DIG */ macro
/linux-4.4.14/drivers/staging/rtl8188eu/include/
Drtw_mp_phy_regdef.h224 #define rOFDM0_XAAGCCore1 0xc50 /* DIG */ macro
DHal8188EPhyReg.h205 #define rOFDM0_XAAGCCore1 0xc50 /* DIG */ macro
/linux-4.4.14/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h181 #define rOFDM0_XAAGCCore1 0xc50 /* DIG */ macro