Home
last modified time | relevance | path

Searched refs:rOFDM0_TRxPathEnable (Results 1 – 16 of 16) sorted by relevance

/linux-4.4.14/drivers/staging/rtl8723au/hal/
Dusb_halinit.c794 PHY_SetBBReg(Adapter, rOFDM0_TRxPathEnable, 0xf0, 1); in phy_SsPwrSwitch92CU()
834 rtl8723au_read32(Adapter, rOFDM0_TRxPathEnable); in phy_SsPwrSwitch92CU()
842 PHY_SetBBReg(Adapter, rOFDM0_TRxPathEnable, 0xf0, 0); in phy_SsPwrSwitch92CU()
DHalDMOutSrc8723A_CE.c743 rOFDM0_TRxPathEnable, rOFDM0_TRMuxPar, in _PHY_IQCalibrate()
777 rtl8723au_write32(pAdapter, rOFDM0_TRxPathEnable, 0x03a05600); in _PHY_IQCalibrate()
Drtl8723a_phycfg.c643 PHY_SetBBReg(Adapter, rOFDM0_TRxPathEnable, bMaskByte0, 0x23); in phy_BB8192C_Config_1T()
Dodm.c393 rtl8723au_read32(pDM_Odm->Adapter, rOFDM0_TRxPathEnable) & 0x0F; in odm_CommonInfoSelfInit23a()
/linux-4.4.14/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h123 #define rOFDM0_TRxPathEnable 0xc04 macro
Dr8192E_phy.c1412 rtl92e_set_bb_reg(dev, rOFDM0_TRxPathEnable, 0xf, 0x0); in rtl92e_set_rf_off()
1475 rtl92e_set_bb_reg(dev, rOFDM0_TRxPathEnable, in _rtl92e_set_rf_power_state()
Drtl_dm.c2079 rtl92e_set_bb_reg(dev, rOFDM0_TRxPathEnable, in _rtl92e_dm_rx_path_sel_byrssi()
2106 rOFDM0_TRxPathEnable, in _rtl92e_dm_rx_path_sel_byrssi()
/linux-4.4.14/drivers/staging/rtl8192u/
Dr819xU_phyreg.h110 #define rOFDM0_TRxPathEnable 0xc04 macro
Dr819xU_phy.c1122 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0x3, 0x3); in rtl8192_SetRFPowerState()
1147 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0xf, 0x0); in rtl8192_SetRFPowerState()
Dr8192U_dm.c2621 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0x1<<min_rssi_index, 0x0); /* 0xc04[3:0] */ in dm_rxpath_sel_byrssi()
2644 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0x1<<i, 0x1); /* 0xc04[3:0] */ in dm_rxpath_sel_byrssi()
/linux-4.4.14/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h181 #define rOFDM0_TRxPathEnable 0xc04 macro
Drtl871x_mp.c483 set_bb_reg(pAdapter, rOFDM0_TRxPathEnable, 0x0000000f, in r8712_SwitchAntenna()
/linux-4.4.14/drivers/staging/rtl8188eu/include/
Drtw_mp_phy_regdef.h201 #define rOFDM0_TRxPathEnable 0xc04 macro
DHal8188EPhyReg.h181 #define rOFDM0_TRxPathEnable 0xc04 macro
/linux-4.4.14/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h158 #define rOFDM0_TRxPathEnable 0xc04 macro
/linux-4.4.14/drivers/staging/rtl8188eu/hal/
Dphy.c1087 rOFDM0_TRxPathEnable, rOFDM0_TRMuxPar, in phy_iq_calibrate()
1121 phy_set_bb_reg(adapt, rOFDM0_TRxPathEnable, bMaskDWord, 0x03a05600); in phy_iq_calibrate()