Home
last modified time | relevance | path

Searched refs:rFPGA0_XB_LSSIParameter (Results 1 – 12 of 12) sorted by relevance

/linux-4.4.14/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c621 reg[RF_PATH_B]->rf3wireOffset = rFPGA0_XB_LSSIParameter; in rtl88e_phy_init_bb_rf_register_definition()
Dphy.c1133 phy_set_bb_reg(adapt, rFPGA0_XB_LSSIParameter, bMaskDWord, in phy_iq_calibrate()
1241 phy_set_bb_reg(adapt, rFPGA0_XB_LSSIParameter, in phy_iq_calibrate()
/linux-4.4.14/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h70 #define rFPGA0_XB_LSSIParameter 0x844 macro
Dr8192E_phy.c416 priv->PHYRegDef[RF90_PATH_B].rf3wireOffset = rFPGA0_XB_LSSIParameter; in _rtl92e_init_bb_rf_reg_def()
/linux-4.4.14/drivers/staging/rtl8192u/
Dr819xU_phyreg.h57 #define rFPGA0_XB_LSSIParameter 0x844 macro
Dr819xU_phy.c613 priv->PHYRegDef[RF90_PATH_B].rf3wireOffset = rFPGA0_XB_LSSIParameter; in rtl8192_InitBBRFRegDef()
/linux-4.4.14/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h100 #define rFPGA0_XB_LSSIParameter 0x844 macro
/linux-4.4.14/drivers/staging/rtl8723au/hal/
DHalDMOutSrc8723A_CE.c789 rFPGA0_XB_LSSIParameter, 0x00010000); in _PHY_IQCalibrate()
879 rFPGA0_XB_LSSIParameter, 0x00032ed3); in _PHY_IQCalibrate()
Drtl8723a_phycfg.c475 pHalData->PHYRegDef[RF_PATH_B].rf3wireOffset = rFPGA0_XB_LSSIParameter; in phy_InitBBRFRegisterDefinition()
/linux-4.4.14/drivers/staging/rtl8188eu/include/
Drtw_mp_phy_regdef.h126 #define rFPGA0_XB_LSSIParameter 0x844 macro
DHal8188EPhyReg.h87 #define rFPGA0_XB_LSSIParameter 0x844 macro
/linux-4.4.14/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h78 #define rFPGA0_XB_LSSIParameter 0x844 macro