Home
last modified time | relevance | path

Searched refs:rFPGA0_XAB_RFParameter (Results 1 – 12 of 12) sorted by relevance

/linux-4.4.14/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c623 reg[RF_PATH_A]->rfLSSI_Select = rFPGA0_XAB_RFParameter; in rtl88e_phy_init_bb_rf_register_definition()
624 reg[RF_PATH_B]->rfLSSI_Select = rFPGA0_XAB_RFParameter; in rtl88e_phy_init_bb_rf_register_definition()
Dusb_halinit.c636 phy_set_bb_reg(Adapter, rFPGA0_XAB_RFParameter, BIT(13), 0x01); in _InitAntenna_Selection()
/linux-4.4.14/drivers/staging/rtl8723au/hal/
Dusb_halinit.c789 PHY_SetBBReg(Adapter, rFPGA0_XAB_RFParameter, in phy_SsPwrSwitch92CU()
792 PHY_SetBBReg(Adapter, rFPGA0_XAB_RFParameter, in phy_SsPwrSwitch92CU()
832 rtl8723au_read32(Adapter, rFPGA0_XAB_RFParameter); in phy_SsPwrSwitch92CU()
838 PHY_SetBBReg(Adapter, rFPGA0_XAB_RFParameter, in phy_SsPwrSwitch92CU()
841 PHY_SetBBReg(Adapter, rFPGA0_XAB_RFParameter, 0x38, 0); in phy_SsPwrSwitch92CU()
Drtl8723a_phycfg.c479 pHalData->PHYRegDef[RF_PATH_A].rfLSSI_Select = rFPGA0_XAB_RFParameter; in phy_InitBBRFRegisterDefinition()
480 pHalData->PHYRegDef[RF_PATH_B].rfLSSI_Select = rFPGA0_XAB_RFParameter; in phy_InitBBRFRegisterDefinition()
/linux-4.4.14/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h83 #define rFPGA0_XAB_RFParameter 0x878 macro
Dr8192E_phy.c420 priv->PHYRegDef[RF90_PATH_A].rfLSSI_Select = rFPGA0_XAB_RFParameter; in _rtl92e_init_bb_rf_reg_def()
421 priv->PHYRegDef[RF90_PATH_B].rfLSSI_Select = rFPGA0_XAB_RFParameter; in _rtl92e_init_bb_rf_reg_def()
/linux-4.4.14/drivers/staging/rtl8192u/
Dr819xU_phyreg.h70 #define rFPGA0_XAB_RFParameter 0x878 macro
Dr819xU_phy.c619 priv->PHYRegDef[RF90_PATH_A].rfLSSI_Select = rFPGA0_XAB_RFParameter; in rtl8192_InitBBRFRegDef()
620 priv->PHYRegDef[RF90_PATH_B].rfLSSI_Select = rFPGA0_XAB_RFParameter; in rtl8192_InitBBRFRegDef()
/linux-4.4.14/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h117 #define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ macro
/linux-4.4.14/drivers/staging/rtl8188eu/include/
Drtw_mp_phy_regdef.h144 #define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ macro
DHal8188EPhyReg.h101 #define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ macro
/linux-4.4.14/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h95 #define rFPGA0_XAB_RFParameter 0x878 /* RF Parameter */ macro