Home
last modified time | relevance | path

Searched refs:pllreg (Results 1 – 5 of 5) sorted by relevance

/linux-4.4.14/arch/arm/mach-lpc32xx/
Dtimer.c92 u32 clkrate, pllreg; in lpc32xx_timer_init() local
111 pllreg = __raw_readl(LPC32XX_CLKPWR_HCLKPLL_CTRL) & 0x1FFFF; in lpc32xx_timer_init()
112 clkrate = clk_get_pllrate_from_reg(clkrate, pllreg); in lpc32xx_timer_init()
Dclock.c260 u32 clkin, pllreg; in local_update_armpll_rate() local
263 pllreg = __raw_readl(LPC32XX_CLKPWR_HCLKPLL_CTRL) & 0x1FFFF; in local_update_armpll_rate()
265 clk_armpll.rate = clk_get_pllrate_from_reg(clkin, pllreg); in local_update_armpll_rate()
/linux-4.4.14/sound/pci/pcxhr/
Dpcxhr_mix22.c324 unsigned int *pllreg, in hr222_pll_freq_register() argument
334 *pllreg = reg + 0xC00; in hr222_pll_freq_register()
336 *pllreg = reg + 0x800; in hr222_pll_freq_register()
338 *pllreg = reg & 0x1ff; in hr222_pll_freq_register()
340 *pllreg = ((reg >> 1) & 0x1ff) + 0x200; in hr222_pll_freq_register()
343 *pllreg = ((reg >> 2) & 0x1ff) + 0x400; in hr222_pll_freq_register()
355 unsigned int speed, pllreg = 0; in hr222_sub_set_clock() local
361 err = hr222_pll_freq_register(rate, &pllreg, &realfreq); in hr222_sub_set_clock()
385 PCXHR_OUTPB(mgr, PCXHR_XLX_HIFREQ, pllreg >> 8); in hr222_sub_set_clock()
386 PCXHR_OUTPB(mgr, PCXHR_XLX_LOFREQ, pllreg & 0xff); in hr222_sub_set_clock()
[all …]
Dpcxhr.c197 static int pcxhr_pll_freq_register(unsigned int freq, unsigned int* pllreg, in pcxhr_pll_freq_register() argument
207 *pllreg = reg + 0x800; in pcxhr_pll_freq_register()
209 *pllreg = reg & 0x1ff; in pcxhr_pll_freq_register()
211 *pllreg = ((reg >> 1) & 0x1ff) + 0x200; in pcxhr_pll_freq_register()
214 *pllreg = ((reg >> 2) & 0x1ff) + 0x400; in pcxhr_pll_freq_register()
251 unsigned int val, realfreq, pllreg; in pcxhr_get_clock_reg() local
277 err = pcxhr_pll_freq_register(rate, &pllreg, &realfreq); in pcxhr_get_clock_reg()
282 rmh.cmd[1] = pllreg & MASK_DSP_WORD; in pcxhr_get_clock_reg()
283 rmh.cmd[2] = pllreg >> 24; in pcxhr_get_clock_reg()
/linux-4.4.14/drivers/gpu/drm/nouveau/dispnv04/
Dhw.c468 uint32_t pllreg = head ? NV_RAMDAC_VPLL2 : NV_PRAMDAC_VPLL_COEFF; in nv_load_state_ramdac() local
474 clk->pll_prog(clk, pllreg, &regp->pllvals); in nv_load_state_ramdac()