Home
last modified time | relevance | path

Searched refs:phyclk (Results 1 – 17 of 17) sorted by relevance

/linux-4.4.14/drivers/usb/host/
Dehci-mxc.c41 struct clk *usbclk, *ahbclk, *phyclk; member
100 priv->phyclk = devm_clk_get(&pdev->dev, "phy"); in ehci_mxc_drv_probe()
101 if (IS_ERR(priv->phyclk)) in ehci_mxc_drv_probe()
102 priv->phyclk = NULL; in ehci_mxc_drv_probe()
103 if (priv->phyclk) in ehci_mxc_drv_probe()
104 clk_prepare_enable(priv->phyclk); in ehci_mxc_drv_probe()
158 if (priv->phyclk) in ehci_mxc_drv_probe()
159 clk_disable_unprepare(priv->phyclk); in ehci_mxc_drv_probe()
187 if (priv->phyclk) in ehci_mxc_drv_remove()
188 clk_disable_unprepare(priv->phyclk); in ehci_mxc_drv_remove()
/linux-4.4.14/arch/arm/mach-s3c64xx/
Dsetup-usb-phy.c27 u32 phyclk; in s3c_usb_otgphy_init() local
32 phyclk = readl(S3C_PHYCLK) & ~S3C_PHYCLK_CLKSEL_MASK; in s3c_usb_otgphy_init()
38 phyclk |= S3C_PHYCLK_CLKSEL_12M; in s3c_usb_otgphy_init()
41 phyclk |= S3C_PHYCLK_CLKSEL_24M; in s3c_usb_otgphy_init()
52 writel(phyclk | S3C_PHYCLK_CLK_FORCE, S3C_PHYCLK); in s3c_usb_otgphy_init()
/linux-4.4.14/drivers/phy/
Dphy-exynos5250-sata.c53 struct clk *phyclk; member
201 sata_phy->phyclk = devm_clk_get(dev, "sata_phyctrl"); in exynos_sata_phy_probe()
202 if (IS_ERR(sata_phy->phyclk)) { in exynos_sata_phy_probe()
204 return PTR_ERR(sata_phy->phyclk); in exynos_sata_phy_probe()
207 ret = clk_prepare_enable(sata_phy->phyclk); in exynos_sata_phy_probe()
215 clk_disable_unprepare(sata_phy->phyclk); in exynos_sata_phy_probe()
225 clk_disable_unprepare(sata_phy->phyclk); in exynos_sata_phy_probe()
/linux-4.4.14/Documentation/devicetree/bindings/phy/
Drockchip-usb-phy.txt23 - clock-names: string, clock name, must be "phyclk"
/linux-4.4.14/arch/arm/boot/dts/
Dstih415-pinctrl.dtsi169 phyclk = <&pio2 3 ALT1 IN NICLK 1000 CLK_A>;
190 phyclk = <&pio2 3 ALT4 OUT NICLK 0 CLK_B>;
387 phyclk = <&pio13 5 ALT2 OUT NICLK 1000 CLK_A>;
426phyclk = <&pio13 5 ALT4 OUT NICLK 0 CLK_B>;
Dstih416-pinctrl.dtsi192 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
213 phyclk = <&pio2 3 ALT4 OUT NICLK 0 CLK_B>;
488 phyclk = <&pio13 5 ALT2 OUT NICLK 0 CLK_B>;
498 phyclk = <&pio13 5 ALT4 OUT NICLK 0 CLK_B>;
Drk3188.dtsi158 clock-names = "phyclk";
165 clock-names = "phyclk";
Dstih407-pinctrl.dtsi221 phyclk = <&pio2 3 ALT4 OUT NICLK 1250 CLK_B>;
256 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
277 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
283 phyclk = <&pio2 3 ALT2 IN NICLK 0 CLK_A>;
Drk3066a.dtsi183 clock-names = "phyclk";
190 clock-names = "phyclk";
Dstih407-clock.dtsi192 "clk-eth-ref-phyclk",
Dstih410-clock.dtsi195 "clk-eth-ref-phyclk",
Dstih418-clock.dtsi195 "clk-eth-ref-phyclk",
Drk3288.dtsi900 clock-names = "phyclk";
907 clock-names = "phyclk";
914 clock-names = "phyclk";
/linux-4.4.14/Documentation/devicetree/bindings/clock/st/
Dst,flexgen.txt114 "clk-eth-ref-phyclk",
/linux-4.4.14/Documentation/devicetree/bindings/net/
Dsti-dwmac.txt21 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or
/linux-4.4.14/drivers/net/wireless/brcm80211/brcmsmac/
Dmain.h366 bool phyclk; /* phy is out of reset and has clock */ member
Dmain.c761 wlc_hw->phyclk = clk; in brcms_b_core_phy_clk()