Searched refs:mxs_lock (Results 1 - 7 of 7) sorted by relevance
| /linux-4.4.14/drivers/clk/mxs/ |
| H A D | clk.h | 23 extern spinlock_t mxs_lock;
49 &mxs_lock); mxs_clk_gate()
57 reg, shift, width, 0, &mxs_lock); mxs_clk_mux()
|
| H A D | clk.c | 18 DEFINE_SPINLOCK(mxs_lock); variable
|
| H A D | clk-frac.c | 98 spin_lock_irqsave(&mxs_lock, flags); clk_frac_set_rate()
105 spin_unlock_irqrestore(&mxs_lock, flags); clk_frac_set_rate()
|
| H A D | clk-ref.c | 107 spin_lock_irqsave(&mxs_lock, flags); clk_ref_set_rate()
114 spin_unlock_irqrestore(&mxs_lock, flags); clk_ref_set_rate()
|
| H A D | clk-div.c | 100 div->divider.lock = &mxs_lock; mxs_clk_div()
|
| H A D | clk-imx28.c | 235 clks[usb0_phy] = clk_register_gate(NULL, "usb0_phy", "pll0", 0, PLL0CTRL0, 18, 0, &mxs_lock); mx28_clocks_init()
236 clks[usb1_phy] = clk_register_gate(NULL, "usb1_phy", "pll1", 0, PLL1CTRL0, 18, 0, &mxs_lock); mx28_clocks_init()
237 clks[enet_out] = clk_register_gate(NULL, "enet_out", "pll2", 0, ENET, 18, 0, &mxs_lock); mx28_clocks_init()
|
| H A D | clk-imx23.c | 159 clks[usb_phy] = clk_register_gate(NULL, "usb_phy", "pll", 0, PLLCTRL0, 18, 0, &mxs_lock); mx23_clocks_init()
|
Completed in 58 milliseconds