Searched refs:mmSDMA0_GFX_RB_CNTL (Results 1 – 7 of 7) sorted by relevance
| /linux-4.4.14/drivers/gpu/drm/amd/amdgpu/ |
| D | sdma_v2_4.c | 381 rb_cntl = RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i]); in sdma_v2_4_gfx_stop() 383 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in sdma_v2_4_gfx_stop() 466 rb_cntl = RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i]); in sdma_v2_4_gfx_resume() 473 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in sdma_v2_4_gfx_resume() 495 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in sdma_v2_4_gfx_resume() 1101 i, RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i])); in sdma_v2_4_print_status()
|
| D | sdma_v3_0.c | 492 rb_cntl = RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i]); in sdma_v3_0_gfx_stop() 494 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in sdma_v3_0_gfx_stop() 603 rb_cntl = RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i]); in sdma_v3_0_gfx_resume() 610 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in sdma_v3_0_gfx_resume() 643 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in sdma_v3_0_gfx_resume() 1261 i, RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i])); in sdma_v3_0_print_status()
|
| D | cik_sdma.c | 340 rb_cntl = RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i]); in cik_sdma_gfx_stop() 342 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in cik_sdma_gfx_stop() 430 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); in cik_sdma_gfx_resume() 451 WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], in cik_sdma_gfx_resume() 1087 i, RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i])); in cik_sdma_print_status()
|
| /linux-4.4.14/drivers/gpu/drm/amd/include/asic_reg/oss/ |
| D | oss_2_4_d.h | 187 #define mmSDMA0_GFX_RB_CNTL 0x3480 macro
|
| D | oss_3_0_1_d.h | 214 #define mmSDMA0_GFX_RB_CNTL 0x3480 macro
|
| D | oss_3_0_d.h | 339 #define mmSDMA0_GFX_RB_CNTL 0x3480 macro
|
| D | oss_2_0_d.h | 246 #define mmSDMA0_GFX_RB_CNTL 0x3480 macro
|