Home
last modified time | relevance | path

Searched refs:mmMC_SEQ_WR_CTL_D1_LP (Results 1 – 3 of 3) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_7_1_d.h819 #define mmMC_SEQ_WR_CTL_D1_LP 0xaa0 macro
Dgmc_8_1_d.h923 #define mmMC_SEQ_WR_CTL_D1_LP 0xaa0 macro
/linux-4.4.14/drivers/gpu/drm/amd/amdgpu/
Dci_dpm.c4588 *out_reg = mmMC_SEQ_WR_CTL_D1_LP; in ci_check_s0_mc_reg_index()
4786 WREG32(mmMC_SEQ_WR_CTL_D1_LP, RREG32(mmMC_SEQ_WR_CTL_D1)); in ci_initialize_mc_reg_table()
6508 RREG32(mmMC_SEQ_WR_CTL_D1_LP)); in ci_dpm_print_status()