Searched refs:disp_clk (Results 1 – 12 of 12) sorted by relevance
/linux-4.4.14/drivers/gpu/drm/tilcdc/ |
D | tilcdc_drv.h | 52 struct clk *disp_clk; /* display dpll */ member
|
D | tilcdc_drv.c | 195 priv->disp_clk = clk_get(dev->dev, "dpll_disp_ck"); in tilcdc_load() 333 clk_put(priv->disp_clk); in tilcdc_load()
|
D | tilcdc_crtc.c | 585 ret = clk_set_rate(priv->disp_clk, crtc->mode.clock * 1000 * 2); in tilcdc_crtc_update_clk() 596 DBG("fck=%lu, dpll_disp_ck=%lu", clk_get_rate(priv->clk), clk_get_rate(priv->disp_clk)); in tilcdc_crtc_update_clk()
|
/linux-4.4.14/drivers/gpu/drm/amd/amdgpu/ |
D | dce_v8_0.c | 847 u32 disp_clk; /* display clock in kHz */ member 959 fixed20_12 disp_clk, bandwidth; in dce_v8_0_dmif_request_bandwidth() local 963 disp_clk.full = dfixed_const(wm->disp_clk); in dce_v8_0_dmif_request_bandwidth() 964 disp_clk.full = dfixed_div(disp_clk, a); in dce_v8_0_dmif_request_bandwidth() 966 b.full = dfixed_mul(a, disp_clk); in dce_v8_0_dmif_request_bandwidth() 1045 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */ in dce_v8_0_latency_watermark() 1071 c.full = dfixed_const(wm->disp_clk); in dce_v8_0_latency_watermark() 1080 c.full = dfixed_const(wm->disp_clk); in dce_v8_0_latency_watermark() 1213 wm_high.disp_clk = mode->clock; in dce_v8_0_program_watermarks() 1252 wm_low.disp_clk = mode->clock; in dce_v8_0_program_watermarks()
|
D | dce_v11_0.c | 892 u32 disp_clk; /* display clock in kHz */ member 1004 fixed20_12 disp_clk, bandwidth; in dce_v11_0_dmif_request_bandwidth() local 1008 disp_clk.full = dfixed_const(wm->disp_clk); in dce_v11_0_dmif_request_bandwidth() 1009 disp_clk.full = dfixed_div(disp_clk, a); in dce_v11_0_dmif_request_bandwidth() 1011 b.full = dfixed_mul(a, disp_clk); in dce_v11_0_dmif_request_bandwidth() 1090 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */ in dce_v11_0_latency_watermark() 1116 c.full = dfixed_const(wm->disp_clk); in dce_v11_0_latency_watermark() 1125 c.full = dfixed_const(wm->disp_clk); in dce_v11_0_latency_watermark() 1258 wm_high.disp_clk = mode->clock; in dce_v11_0_program_watermarks() 1297 wm_low.disp_clk = mode->clock; in dce_v11_0_program_watermarks()
|
D | dce_v10_0.c | 904 u32 disp_clk; /* display clock in kHz */ member 1016 fixed20_12 disp_clk, bandwidth; in dce_v10_0_dmif_request_bandwidth() local 1020 disp_clk.full = dfixed_const(wm->disp_clk); in dce_v10_0_dmif_request_bandwidth() 1021 disp_clk.full = dfixed_div(disp_clk, a); in dce_v10_0_dmif_request_bandwidth() 1023 b.full = dfixed_mul(a, disp_clk); in dce_v10_0_dmif_request_bandwidth() 1102 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */ in dce_v10_0_latency_watermark() 1128 c.full = dfixed_const(wm->disp_clk); in dce_v10_0_latency_watermark() 1137 c.full = dfixed_const(wm->disp_clk); in dce_v10_0_latency_watermark() 1270 wm_high.disp_clk = mode->clock; in dce_v10_0_program_watermarks() 1309 wm_low.disp_clk = mode->clock; in dce_v10_0_program_watermarks()
|
/linux-4.4.14/arch/arm/boot/dts/ |
D | am43xx-clocks.dtsi | 591 disp_clk: disp_clk { label
|
D | am4372.dtsi | 990 clocks = <&disp_clk>; 1001 clocks = <&disp_clk>; 1009 clocks = <&disp_clk>;
|
/linux-4.4.14/drivers/gpu/drm/radeon/ |
D | evergreen.c | 2029 u32 disp_clk; /* display clock in kHz */ member 2105 fixed20_12 disp_clk, bandwidth; in evergreen_dmif_request_bandwidth() local 2109 disp_clk.full = dfixed_const(wm->disp_clk); in evergreen_dmif_request_bandwidth() 2110 disp_clk.full = dfixed_div(disp_clk, a); in evergreen_dmif_request_bandwidth() 2115 bandwidth.full = dfixed_mul(a, disp_clk); in evergreen_dmif_request_bandwidth() 2162 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */ in evergreen_latency_watermark() 2187 c.full = dfixed_const(wm->disp_clk); in evergreen_latency_watermark() 2287 wm_high.disp_clk = mode->clock; in evergreen_program_watermarks() 2314 wm_low.disp_clk = mode->clock; in evergreen_program_watermarks()
|
D | si.c | 2001 u32 disp_clk; /* display clock in kHz */ member 2082 fixed20_12 disp_clk, sclk, bandwidth; in dce6_dmif_request_bandwidth() local 2087 disp_clk.full = dfixed_const(wm->disp_clk); in dce6_dmif_request_bandwidth() 2088 disp_clk.full = dfixed_div(disp_clk, a); in dce6_dmif_request_bandwidth() 2090 b1.full = dfixed_mul(a, disp_clk); in dce6_dmif_request_bandwidth() 2151 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */ in dce6_latency_watermark() 2177 c.full = dfixed_const(wm->disp_clk); in dce6_latency_watermark() 2186 c.full = dfixed_const(wm->disp_clk); in dce6_latency_watermark() 2289 wm_high.disp_clk = mode->clock; in dce6_program_watermarks() 2316 wm_low.disp_clk = mode->clock; in dce6_program_watermarks()
|
D | cik.c | 9195 u32 disp_clk; /* display clock in kHz */ member 9307 fixed20_12 disp_clk, bandwidth; in dce8_dmif_request_bandwidth() local 9311 disp_clk.full = dfixed_const(wm->disp_clk); in dce8_dmif_request_bandwidth() 9312 disp_clk.full = dfixed_div(disp_clk, a); in dce8_dmif_request_bandwidth() 9314 b.full = dfixed_mul(a, disp_clk); in dce8_dmif_request_bandwidth() 9393 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */ in dce8_latency_watermark() 9419 c.full = dfixed_const(wm->disp_clk); in dce8_latency_watermark() 9428 c.full = dfixed_const(wm->disp_clk); in dce8_latency_watermark() 9562 wm_high.disp_clk = mode->clock; in dce8_program_watermarks() 9602 wm_low.disp_clk = mode->clock; in dce8_program_watermarks()
|
D | trinity_dpm.c | 1637 u64 disp_clk = rdev->clock.default_dispclk / 100; in trinity_add_dccac_value() local 1643 dc_cac_value = (u32)((14213 * disp_clk * disp_clk * (u64)num_active_displays) >> in trinity_add_dccac_value()
|