Searched refs:clk_mgt (Results 1 - 1 of 1) sorted by relevance

/linux-4.4.14/drivers/mfd/
H A Ddb8500-prcmu.c452 struct clk_mgt { struct
469 static struct clk_mgt clk_mgt[PRCMU_NUM_REG_CLOCKS] = { variable in typeref:struct:clk_mgt
1353 val = readl(prcmu_base + clk_mgt[clock].offset); request_clock()
1355 val |= (PRCM_CLK_MGT_CLKEN | clk_mgt[clock].pllsw); request_clock()
1357 clk_mgt[clock].pllsw = (val & PRCM_CLK_MGT_CLKPLLSW_MASK); request_clock()
1360 writel(val, prcmu_base + clk_mgt[clock].offset); request_clock()
1536 val = readl(prcmu_base + clk_mgt[clock].offset); clock_rate()
1539 if (clk_mgt[clock].clk38div && (val & PRCM_CLK_MGT_CLK38DIV)) clock_rate()
1544 val |= clk_mgt[clock].pllsw; clock_rate()
1548 rate = pll_rate(PRCM_PLLSOC0_FREQ, rate, clk_mgt[clock].branch); clock_rate()
1550 rate = pll_rate(PRCM_PLLSOC1_FREQ, rate, clk_mgt[clock].branch); clock_rate()
1552 rate = pll_rate(PRCM_PLLDDR_FREQ, rate, clk_mgt[clock].branch); clock_rate()
1694 val = readl(prcmu_base + clk_mgt[clock].offset); round_clock_rate()
1695 src_rate = clock_source_rate((val | clk_mgt[clock].pllsw), round_clock_rate()
1696 clk_mgt[clock].branch); round_clock_rate()
1699 if (clk_mgt[clock].clk38div) { round_clock_rate()
1841 val = readl(prcmu_base + clk_mgt[clock].offset); set_clock_rate()
1842 src_rate = clock_source_rate((val | clk_mgt[clock].pllsw), set_clock_rate()
1843 clk_mgt[clock].branch); set_clock_rate()
1846 if (clk_mgt[clock].clk38div) { set_clock_rate()
1869 writel(val, prcmu_base + clk_mgt[clock].offset); set_clock_rate()

Completed in 69 milliseconds