Home
last modified time | relevance | path

Searched refs:VC4_SET_FIELD (Results 1 – 4 of 4) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/vc4/
Dvc4_plane.c190 VC4_SET_FIELD(0xff, SCALER_POS0_FIXED_ALPHA) | in vc4_plane_mode_set()
191 VC4_SET_FIELD(crtc_x, SCALER_POS0_START_X) | in vc4_plane_mode_set()
192 VC4_SET_FIELD(crtc_y, SCALER_POS0_START_Y)); in vc4_plane_mode_set()
200 VC4_SET_FIELD(format->has_alpha ? in vc4_plane_mode_set()
204 VC4_SET_FIELD(crtc_w, SCALER_POS2_WIDTH) | in vc4_plane_mode_set()
205 VC4_SET_FIELD(crtc_h, SCALER_POS2_HEIGHT)); in vc4_plane_mode_set()
218 VC4_SET_FIELD(fb->pitches[0], SCALER_SRC_PITCH)); in vc4_plane_mode_set()
221 VC4_SET_FIELD(vc4_state->dlist_count, SCALER_CTL0_SIZE); in vc4_plane_mode_set()
Dvc4_crtc.c205 VC4_SET_FIELD(mode->htotal - mode->hsync_end, in vc4_crtc_mode_set_nofb()
207 VC4_SET_FIELD(mode->hsync_end - mode->hsync_start, in vc4_crtc_mode_set_nofb()
210 VC4_SET_FIELD(mode->hsync_start - mode->hdisplay, in vc4_crtc_mode_set_nofb()
212 VC4_SET_FIELD(mode->hdisplay, PV_HORZB_HACTIVE)); in vc4_crtc_mode_set_nofb()
216 VC4_SET_FIELD(mode->vtotal - mode->vsync_end - 1, in vc4_crtc_mode_set_nofb()
218 VC4_SET_FIELD(mode->vsync_end - mode->vsync_start, in vc4_crtc_mode_set_nofb()
221 VC4_SET_FIELD(mode->vsync_start - mode->vdisplay, in vc4_crtc_mode_set_nofb()
223 VC4_SET_FIELD(vactive, PV_VERTB_VACTIVE)); in vc4_crtc_mode_set_nofb()
233 VC4_SET_FIELD(format, PV_CONTROL_FORMAT) | in vc4_crtc_mode_set_nofb()
234 VC4_SET_FIELD(vc4_get_fifo_full_level(format), in vc4_crtc_mode_set_nofb()
[all …]
Dvc4_hdmi.c289 u32 verta = (VC4_SET_FIELD(mode->vsync_end - mode->vsync_start, in vc4_hdmi_encoder_mode_set()
291 VC4_SET_FIELD(mode->vsync_start - mode->vdisplay, in vc4_hdmi_encoder_mode_set()
293 VC4_SET_FIELD(vactive, VC4_HDMI_VERTA_VAL)); in vc4_hdmi_encoder_mode_set()
294 u32 vertb = (VC4_SET_FIELD(0, VC4_HDMI_VERTB_VSPO) | in vc4_hdmi_encoder_mode_set()
295 VC4_SET_FIELD(mode->vtotal - mode->vsync_end, in vc4_hdmi_encoder_mode_set()
315 VC4_SET_FIELD(mode->hdisplay, VC4_HDMI_HORZA_HAP)); in vc4_hdmi_encoder_mode_set()
318 VC4_SET_FIELD(mode->htotal - mode->hsync_end, in vc4_hdmi_encoder_mode_set()
320 VC4_SET_FIELD(mode->hsync_end - mode->hsync_start, in vc4_hdmi_encoder_mode_set()
322 VC4_SET_FIELD(mode->hsync_start - mode->hdisplay, in vc4_hdmi_encoder_mode_set()
336 HD_WRITE(VC4_HD_CSC_CTL, VC4_SET_FIELD(VC4_HD_CSC_CTL_ORDER_BGR, in vc4_hdmi_encoder_mode_set()
Dvc4_regs.h16 #define VC4_SET_FIELD(value, field) \ macro