Home
last modified time | relevance | path

Searched refs:UFWP (Results 1 – 9 of 9) sorted by relevance

/linux-4.4.14/drivers/staging/rtl8192e/rtl8192e/
Drtl_dm.c440 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_dm_check_rate_adaptive()
1200 rtl92e_writeb(dev, UFWP, 1); in rtl92e_dm_restore_state()
1216 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_bb_initialgain_restore()
1239 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_bb_initialgain_restore()
1254 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_dm_backup_state()
1349 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_ctrl_initgain_byrssi_driver()
1382 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1401 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1452 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
Dr8192E_hw.h392 UFWP = 0x318, enumerator
Dr8192E_phy.c1313 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_init_gain()
1362 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_init_gain()
1397 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in rtl92e_init_gain()
Dr8192E_dev.c689 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_hwconfig()
2179 rtl92e_writeb(dev, UFWP, 1); in rtl92e_update_ratr_table()
Drtl_core.c1354 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_if_silent_reset()
/linux-4.4.14/drivers/staging/rtl8192u/
Dr8192U_dm.c418 write_nic_byte(dev, UFWP, 1); in dm_check_rate_adaptive()
1533 write_nic_byte(dev, UFWP, 1); in dm_restore_dynamic_mechanism_state()
1554 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_restore()
1569 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_restore()
1594 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_backup()
1768 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_driverrssi()
1807 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite.*/ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1840 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1934 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
Dr8192U_hw.h330 UFWP = 0x318, enumerator
Dr819xU_phy.c1721 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); in InitialGainOperateWorkItemCallBack()
1760 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); in InitialGainOperateWorkItemCallBack()
1789 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); in InitialGainOperateWorkItemCallBack()
Dr8192U_core.c2100 write_nic_byte(dev, UFWP, 1); in rtl8192_update_ratr_table()
2780 write_nic_byte(dev, UFWP, 1); in rtl8192_hwconfig()
3408 write_nic_byte(dev, UFWP, 1); in rtl819x_ifsilentreset()