Searched refs:SPORT3_RCLKDIV (Results 1 – 4 of 4) sorted by relevance
771 #define SPORT3_RCLKDIV 0xFFC02628 /* SPORT3 Receive Clock Divider */ macro
364 #define bfin_read_SPORT3_RCLKDIV() bfin_read16(SPORT3_RCLKDIV)365 #define bfin_write_SPORT3_RCLKDIV(val) bfin_write16(SPORT3_RCLKDIV, val)
1008 #define SPORT3_RCLKDIV 0xffc02628 /* SPORT3 Receive Serial Clock Divider Regis… macro
1730 #define bfin_read_SPORT3_RCLKDIV() bfin_read16(SPORT3_RCLKDIV)1731 #define bfin_write_SPORT3_RCLKDIV(val) bfin_write16(SPORT3_RCLKDIV, val)