| /linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S0 18 macro
|
| H A D | rk3188-cru-common.h | 40 #define SCLK_I2S0 75 macro
|
| H A D | rk3288-cru.h | 46 #define SCLK_I2S0 82 macro
|
| /linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S0 18 macro
|
| H A D | rk3188-cru-common.h | 40 #define SCLK_I2S0 75 macro
|
| H A D | rk3288-cru.h | 46 #define SCLK_I2S0 82 macro
|
| /linux-4.4.14/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S0 18 macro
|
| H A D | rk3188-cru-common.h | 40 #define SCLK_I2S0 75 macro
|
| H A D | rk3288-cru.h | 46 #define SCLK_I2S0 82 macro
|
| /linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S0 18 macro
|
| H A D | rk3188-cru-common.h | 40 #define SCLK_I2S0 75 macro
|
| H A D | rk3288-cru.h | 46 #define SCLK_I2S0 82 macro
|
| /linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S0 18 macro
|
| H A D | rk3188-cru-common.h | 40 #define SCLK_I2S0 75 macro
|
| H A D | rk3288-cru.h | 46 #define SCLK_I2S0 82 macro
|
| /linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S0 18 macro
|
| H A D | rk3188-cru-common.h | 40 #define SCLK_I2S0 75 macro
|
| H A D | rk3288-cru.h | 46 #define SCLK_I2S0 82 macro
|
| /linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S0 18 macro
|
| H A D | rk3188-cru-common.h | 40 #define SCLK_I2S0 75 macro
|
| H A D | rk3288-cru.h | 46 #define SCLK_I2S0 82 macro
|
| /linux-4.4.14/drivers/clk/samsung/ |
| H A D | clk-s3c2443.c | 161 GATE(SCLK_I2S0, "sclk_i2s0", "mux_i2s0", SCLKCON, 9, 0, 0),
216 ALIAS(SCLK_I2S0, NULL, "i2s-if"),
|
| /linux-4.4.14/drivers/clk/rockchip/ |
| H A D | clk-rk3188.c | 590 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, 0,
697 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, 0,
|
| H A D | clk-rk3288.c | 315 GATE(SCLK_I2S0, "sclk_i2s0", "i2s_pre", CLK_SET_RATE_PARENT,
|