Searched refs:R_BCM1480_IMR_MAILBOX_0_CPU (Results 1 - 2 of 2) sorted by relevance

/linux-4.4.14/arch/mips/sibyte/bcm1480/
H A Dsmp.c52 IOADDR(A_BCM1480_IMR_CPU0_BASE + R_BCM1480_IMR_MAILBOX_0_CPU),
53 IOADDR(A_BCM1480_IMR_CPU1_BASE + R_BCM1480_IMR_MAILBOX_0_CPU),
54 IOADDR(A_BCM1480_IMR_CPU2_BASE + R_BCM1480_IMR_MAILBOX_0_CPU),
55 IOADDR(A_BCM1480_IMR_CPU3_BASE + R_BCM1480_IMR_MAILBOX_0_CPU),
/linux-4.4.14/arch/mips/include/asm/sibyte/
H A Dbcm1480_regs.h388 #define R_BCM1480_IMR_MAILBOX_0_CPU 0x00C0 macro
434 (R_BCM1480_IMR_MAILBOX_0_CPU + reg))

Completed in 117 milliseconds