Home
last modified time | relevance | path

Searched refs:RING_SPACE (Results 1 – 15 of 15) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/nouveau/
Dnv50_fbcon.c37 ret = RING_SPACE(chan, rect->rop == ROP_COPY ? 7 : 11); in nv50_fbcon_fillrect()
72 ret = RING_SPACE(chan, 12); in nv50_fbcon_copyarea()
106 ret = RING_SPACE(chan, 11); in nv50_fbcon_imageblit()
134 ret = RING_SPACE(chan, push + 1); in nv50_fbcon_imageblit()
191 ret = RING_SPACE(chan, 58); in nv50_fbcon_accel_init()
Dnvc0_fbcon.c37 ret = RING_SPACE(chan, rect->rop == ROP_COPY ? 7 : 11); in nvc0_fbcon_fillrect()
72 ret = RING_SPACE(chan, 12); in nvc0_fbcon_copyarea()
106 ret = RING_SPACE(chan, 11); in nvc0_fbcon_imageblit()
134 ret = RING_SPACE(chan, push + 1); in nvc0_fbcon_imageblit()
191 ret = RING_SPACE(chan, 58); in nvc0_fbcon_accel_init()
Dnv04_fbcon.c37 ret = RING_SPACE(chan, 4); in nv04_fbcon_copyarea()
57 ret = RING_SPACE(chan, 7); in nv04_fbcon_fillrect()
92 ret = RING_SPACE(chan, 8); in nv04_fbcon_imageblit()
121 ret = RING_SPACE(chan, iter_len + 1); in nv04_fbcon_imageblit()
206 if (RING_SPACE(chan, 49 + (device->info.chipset >= 0x11 ? 4 : 0))) { in nv04_fbcon_accel_init()
Dnvc0_fence.c34 int ret = RING_SPACE(chan, 6); in nvc0_fence_emit32()
50 int ret = RING_SPACE(chan, 5); in nvc0_fence_sync32()
Dnv17_fence.c50 ret = RING_SPACE(prev, 5); in nv17_fence_sync()
60 if (!ret && !(ret = RING_SPACE(chan, 5))) { in nv17_fence_sync()
Dnouveau_bo.c679 int ret = RING_SPACE(chan, 2); in nve0_bo_move_init()
693 int ret = RING_SPACE(chan, 10); in nve0_bo_move_copy()
712 int ret = RING_SPACE(chan, 2); in nvc0_bo_move_init()
734 ret = RING_SPACE(chan, 11); in nvc0_bo_move_copy()
772 ret = RING_SPACE(chan, 12); in nvc0_bo_move_m2mf()
811 ret = RING_SPACE(chan, 11); in nva3_bo_move_copy()
840 int ret = RING_SPACE(chan, 7); in nv98_bo_move_exec()
858 int ret = RING_SPACE(chan, 7); in nv84_bo_move_exec()
874 int ret = RING_SPACE(chan, 6); in nv50_bo_move_init()
902 ret = RING_SPACE(chan, 18 + 6 * (src_tiled + dst_tiled)); in nv50_bo_move_m2mf()
[all …]
Dnv04_fence.c41 int ret = RING_SPACE(chan, 2); in nv04_fence_emit()
Dnv10_fence.c33 int ret = RING_SPACE(chan, 2); in nv10_fence_emit()
Dnv84_fence.c41 int ret = RING_SPACE(chan, 8); in nv84_fence_emit32()
59 int ret = RING_SPACE(chan, 7); in nv84_fence_sync32()
Dnouveau_dma.h89 RING_SPACE(struct nouveau_channel *chan, int size) in RING_SPACE() function
Dnouveau_chan.c371 ret = RING_SPACE(chan, NOUVEAU_DMA_SKIPS); in nouveau_channel_init()
386 ret = RING_SPACE(chan, 2); in nouveau_channel_init()
Dnouveau_display.c687 ret = RING_SPACE(chan, 2); in nouveau_page_flip_emit()
779 ret = RING_SPACE(chan, 8); in nouveau_crtc_page_flip()
Dnouveau_gem.c772 ret = RING_SPACE(chan, req->nr_push * 2); in nouveau_gem_ioctl_pushbuf()
786 ret = RING_SPACE(chan, req->nr_push * (2 + NOUVEAU_DMA_SKIPS)); in nouveau_gem_ioctl_pushbuf()
Dnv50_display.c586 ret = RING_SPACE(chan, 8); in nv50_display_flip_next()
601 ret = RING_SPACE(chan, 12); in nv50_display_flip_next()
620 ret = RING_SPACE(chan, 10); in nv50_display_flip_next()
Dnouveau_drm.c246 ret = RING_SPACE(drm->channel, 2); in nouveau_accel_init()