Home
last modified time | relevance | path

Searched refs:RF_PATH_MAX (Results 1 – 11 of 11) sorted by relevance

/linux-4.4.14/drivers/staging/rtl8723au/include/
Drtl8723a_pg.h65 u8 CCKIndex[RF_PATH_MAX][MAX_CHNL_GROUP];
66 u8 HT40_1SIndex[RF_PATH_MAX][MAX_CHNL_GROUP];
67 u8 HT40_2SIndexDiff[RF_PATH_MAX][MAX_CHNL_GROUP];
68 u8 HT20IndexDiff[RF_PATH_MAX][MAX_CHNL_GROUP];
69 u8 OFDMIndexDiff[RF_PATH_MAX][MAX_CHNL_GROUP];
70 u8 HT40MaxOffset[RF_PATH_MAX][MAX_CHNL_GROUP];
71 u8 HT20MaxOffset[RF_PATH_MAX][MAX_CHNL_GROUP];
Dodm_HWConfig.h77 struct phy_rx_agc_info path_agc[RF_PATH_MAX];
78 u8 ch_corr[RF_PATH_MAX];
84 u8 path_cfotail[RF_PATH_MAX];
85 u8 pcts_mask[RF_PATH_MAX];
86 s8 stream_rxevm[RF_PATH_MAX];
87 u8 path_rxsnr[RF_PATH_MAX];
90 u8 stream_csi[RF_PATH_MAX];
91 u8 stream_target_csi[RF_PATH_MAX];
Drtl8723a_hal.h301 u8 TxPwrLevelCck[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
302 u8 TxPwrLevelHT40_1S[RF_PATH_MAX][CHANNEL_MAX_NUMBER]; /* For HT 40MHZ pwr */
303 u8 TxPwrLevelHT40_2S[RF_PATH_MAX][CHANNEL_MAX_NUMBER]; /* For HT 40MHZ pwr */
304 u8 TxPwrHt20Diff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];/* HT 20<->40 Pwr diff */
305 u8 TxPwrLegacyHtDiff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];/* For HT<->legacy pwr diff */
307 u8 PwrGroupHT20[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
308 u8 PwrGroupHT40[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
Drtw_recv.h82 u8 RxMIMOSignalQuality[RF_PATH_MAX]; /* EVM */
83 u8 RxMIMOSignalStrength[RF_PATH_MAX];/* 0~100 */
91 u8 RxPwr[RF_PATH_MAX];/* per-path's pwdb */
92 u8 RxSNR[RF_PATH_MAX];/* per-path's SNR */
DHal8723APhyCfg.h23 RF_PATH_MAX /* Max RF number 90 support */ enumerator
Dodm.h237 s8 RxSNRdB[RF_PATH_MAX];
242 s32 RxEVM[RF_PATH_MAX];
/linux-4.4.14/drivers/staging/rtl8188eu/include/
Drtl8188e_hal.h245 u8 TxPwrLevelCck[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
247 u8 TxPwrLevelHT40_1S[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
249 u8 TxPwrLevelHT40_2S[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
251 u8 TxPwrHt20Diff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
253 u8 TxPwrLegacyHtDiff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
255 u8 PwrGroupHT20[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
256 u8 PwrGroupHT40[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
DHal8188EPhyCfg.h78 #define RF_PATH_MAX 3 macro
79 #define MAX_RF_PATH RF_PATH_MAX
/linux-4.4.14/drivers/staging/rtl8723au/hal/
Dodm_HWConfig.c201 for (i = RF_PATH_A; i < RF_PATH_MAX; i++) { in odm_RxPhyStatus92CSeries_Parsing()
Drtl8723a_hal_init.c1628 for (rfPath = 0; rfPath < RF_PATH_MAX; rfPath++) { in Hal_EfuseParsetxpowerinfo_8723A()
/linux-4.4.14/drivers/staging/rtl8188eu/hal/
Dodm_HWConfig.c201 for (i = RF_PATH_A; i < RF_PATH_MAX; i++) { in odm_RxPhyStatus92CSeries_Parsing()