Home
last modified time | relevance | path

Searched refs:REG_FIELD (Results 1 – 76 of 76) sorted by relevance

/linux-4.4.14/drivers/power/
Dbq25890_charger.c144 [F_EN_HIZ] = REG_FIELD(0x00, 7, 7),
145 [F_EN_ILIM] = REG_FIELD(0x00, 6, 6),
146 [F_IILIM] = REG_FIELD(0x00, 0, 5),
148 [F_BHOT] = REG_FIELD(0x01, 6, 7),
149 [F_BCOLD] = REG_FIELD(0x01, 5, 5),
150 [F_VINDPM_OFS] = REG_FIELD(0x01, 0, 4),
152 [F_CONV_START] = REG_FIELD(0x02, 7, 7),
153 [F_CONV_RATE] = REG_FIELD(0x02, 6, 6),
154 [F_BOOSTF] = REG_FIELD(0x02, 5, 5),
155 [F_ICO_EN] = REG_FIELD(0x02, 4, 4),
[all …]
Drt9455_charger.c105 [F_STAT] = REG_FIELD(RT9455_REG_CTRL1, 4, 5),
106 [F_BOOST] = REG_FIELD(RT9455_REG_CTRL1, 3, 3),
107 [F_PWR_RDY] = REG_FIELD(RT9455_REG_CTRL1, 2, 2),
108 [F_OTG_PIN_POLARITY] = REG_FIELD(RT9455_REG_CTRL1, 1, 1),
110 [F_IAICR] = REG_FIELD(RT9455_REG_CTRL2, 6, 7),
111 [F_TE_SHDN_EN] = REG_FIELD(RT9455_REG_CTRL2, 5, 5),
112 [F_HIGHER_OCP] = REG_FIELD(RT9455_REG_CTRL2, 4, 4),
113 [F_TE] = REG_FIELD(RT9455_REG_CTRL2, 3, 3),
114 [F_IAICR_INT] = REG_FIELD(RT9455_REG_CTRL2, 2, 2),
115 [F_HIZ] = REG_FIELD(RT9455_REG_CTRL2, 1, 1),
[all …]
Dbq24257_charger.c137 [F_WD_FAULT] = REG_FIELD(BQ24257_REG_1, 7, 7),
138 [F_WD_EN] = REG_FIELD(BQ24257_REG_1, 6, 6),
139 [F_STAT] = REG_FIELD(BQ24257_REG_1, 4, 5),
140 [F_FAULT] = REG_FIELD(BQ24257_REG_1, 0, 3),
142 [F_RESET] = REG_FIELD(BQ24257_REG_2, 7, 7),
143 [F_IILIMIT] = REG_FIELD(BQ24257_REG_2, 4, 6),
144 [F_EN_STAT] = REG_FIELD(BQ24257_REG_2, 3, 3),
145 [F_EN_TERM] = REG_FIELD(BQ24257_REG_2, 2, 2),
146 [F_CE] = REG_FIELD(BQ24257_REG_2, 1, 1),
147 [F_HZ_MODE] = REG_FIELD(BQ24257_REG_2, 0, 0),
[all …]
/linux-4.4.14/arch/cris/arch-v32/mm/
Dinit.c78 mmu_kbase_hi = ( REG_FIELD(mmu, rw_mm_kbase_hi, base_f, 0x0) | in cris_mmu_init()
80 REG_FIELD(mmu, rw_mm_kbase_hi, base_e, 0x0) | in cris_mmu_init()
81 REG_FIELD(mmu, rw_mm_kbase_hi, base_d, 0x5) | in cris_mmu_init()
83 REG_FIELD(mmu, rw_mm_kbase_hi, base_e, 0x8) | in cris_mmu_init()
84 REG_FIELD(mmu, rw_mm_kbase_hi, base_d, 0x0) | in cris_mmu_init()
86 REG_FIELD(mmu, rw_mm_kbase_hi, base_c, 0x4) | in cris_mmu_init()
87 REG_FIELD(mmu, rw_mm_kbase_hi, base_b, 0xb) | in cris_mmu_init()
88 REG_FIELD(mmu, rw_mm_kbase_hi, base_a, 0x0) | in cris_mmu_init()
89 REG_FIELD(mmu, rw_mm_kbase_hi, base_9, 0x0) | in cris_mmu_init()
90 REG_FIELD(mmu, rw_mm_kbase_hi, base_8, 0x0)); in cris_mmu_init()
[all …]
Dtlb.c19 tlb_sel = REG_FIELD(mmu, rw_mm_tlb_sel, idx, val); \
63 mmu_tlb_sel = REG_FIELD(mmu, rw_mm_tlb_sel, idx, i); in __flush_tlb_all()
65 mmu_tlb_hi = (REG_FIELD(mmu, rw_mm_tlb_hi, pid, INVALID_PAGEID) in __flush_tlb_all()
66 | REG_FIELD(mmu, rw_mm_tlb_hi, vpn, i & 0xf)); in __flush_tlb_all()
106 mmu_tlb_hi = (REG_FIELD(mmu, rw_mm_tlb_hi, pid, in __flush_tlb_mm()
108 | REG_FIELD(mmu, rw_mm_tlb_hi, vpn, in __flush_tlb_mm()
152 mmu_tlb_hi = REG_FIELD(mmu, rw_mm_tlb_hi, pid, in __flush_tlb_page()
/linux-4.4.14/drivers/thermal/st/
Dst_thermal_syscfg.c39 [TEMP_PWR] = REG_FIELD(STIH415_SAS_THSENS_CONF, 9, 9),
40 [DCORRECT] = REG_FIELD(STIH415_SAS_THSENS_CONF, 4, 8),
41 [OVERFLOW] = REG_FIELD(STIH415_SAS_THSENS_STATUS, 8, 8),
42 [DATA] = REG_FIELD(STIH415_SAS_THSENS_STATUS, 10, 16),
46 [TEMP_PWR] = REG_FIELD(STIH415_MPE_THSENS_CONF, 8, 8),
47 [DCORRECT] = REG_FIELD(STIH415_MPE_THSENS_CONF, 3, 7),
48 [OVERFLOW] = REG_FIELD(STIH415_MPE_THSENS_STATUS, 9, 9),
49 [DATA] = REG_FIELD(STIH415_MPE_THSENS_STATUS, 11, 18),
53 [TEMP_PWR] = REG_FIELD(STIH416_SAS_THSENS_CONF, 9, 9),
54 [DCORRECT] = REG_FIELD(STIH416_SAS_THSENS_CONF, 4, 8),
[all …]
Dst_thermal_memmap.c34 [INT_THRESH_HI] = REG_FIELD(STIH416_MPE_INT_THRESH, 0, 7),
35 [DCORRECT] = REG_FIELD(STIH416_MPE_CONF, 5, 9),
36 [OVERFLOW] = REG_FIELD(STIH416_MPE_STATUS, 9, 9),
37 [DATA] = REG_FIELD(STIH416_MPE_STATUS, 11, 18),
38 [INT_ENABLE] = REG_FIELD(STIH416_MPE_INT_EN, 0, 0),
/linux-4.4.14/drivers/regulator/
Dda9062-regulator.c426 .sleep = REG_FIELD(DA9062AA_VBUCK1_A,
430 .suspend_sleep = REG_FIELD(DA9062AA_VBUCK1_B,
435 .mode = REG_FIELD(DA9062AA_BUCK1_CFG,
439 .suspend = REG_FIELD(DA9062AA_DVC_1,
443 .ilimit = REG_FIELD(DA9062AA_BUCK_ILIM_C,
464 .sleep = REG_FIELD(DA9062AA_VBUCK2_A,
468 .suspend_sleep = REG_FIELD(DA9062AA_VBUCK2_B,
473 .mode = REG_FIELD(DA9062AA_BUCK2_CFG,
477 .suspend = REG_FIELD(DA9062AA_DVC_1,
481 .ilimit = REG_FIELD(DA9062AA_BUCK_ILIM_C,
[all …]
Dda9063-regulator.c34 REG_FIELD(_reg, __builtin_ffs((int)_mask) - 1, \
/linux-4.4.14/drivers/reset/sti/
Dreset-syscfg.h34 .reset = REG_FIELD(_rr, _rb, _rb), \
35 .ack = REG_FIELD(_ar, _ab, _ab), }
39 .reset = REG_FIELD(_rr, _rb, _rb), }
/linux-4.4.14/arch/cris/arch-v32/kernel/
Dhead.S62 move.d REG_FIELD(mmu, rw_mm_kbase_hi, base_e, 8) \
63 | REG_FIELD(mmu, rw_mm_kbase_hi, base_c, 4) \
64 | REG_FIELD(mmu, rw_mm_kbase_hi, base_d, 5) \
65 | REG_FIELD(mmu, rw_mm_kbase_hi, base_b, 0xb), $r0
67 move.d REG_FIELD(mmu, rw_mm_kbase_hi, base_e, 8) \
68 | REG_FIELD(mmu, rw_mm_kbase_hi, base_c, 4) \
69 | REG_FIELD(mmu, rw_mm_kbase_hi, base_b, 0xb), $r0
73 move.d REG_FIELD(mmu, rw_mm_kbase_lo, base_4, 4) \
74 | REG_FIELD(mmu, rw_mm_kbase_lo, base_0, 0), $r1
/linux-4.4.14/drivers/iio/light/
Dstk3310.c70 REG_FIELD(STK3310_REG_STATE, 0, 2);
72 REG_FIELD(STK3310_REG_ALSCTRL, 4, 5);
74 REG_FIELD(STK3310_REG_PSCTRL, 4, 5);
76 REG_FIELD(STK3310_REG_ALSCTRL, 0, 3);
78 REG_FIELD(STK3310_REG_PSCTRL, 0, 3);
80 REG_FIELD(STK3310_REG_INT, 0, 2);
82 REG_FIELD(STK3310_REG_FLAG, 4, 4);
84 REG_FIELD(STK3310_REG_FLAG, 0, 0);
Dapds9960.c347 REG_FIELD(APDS9960_REG_ENABLE, 4, 4);
350 REG_FIELD(APDS9960_REG_GCONF_4, 1, 1);
353 REG_FIELD(APDS9960_REG_ENABLE, 5, 5);
356 REG_FIELD(APDS9960_REG_ENABLE, 1, 1);
359 REG_FIELD(APDS9960_REG_ENABLE, 6, 6);
362 REG_FIELD(APDS9960_REG_ENABLE, 2, 2);
Dltr501.c75 REG_FIELD(LTR501_ALS_MEAS_RATE, 3, 4);
77 REG_FIELD(LTR501_INTR, 0, 0);
79 REG_FIELD(LTR501_INTR, 1, 1);
81 REG_FIELD(LTR501_ALS_MEAS_RATE, 0, 2);
83 REG_FIELD(LTR501_PS_MEAS_RATE, 0, 3);
85 REG_FIELD(LTR501_INTR_PRST, 0, 3);
87 REG_FIELD(LTR501_INTR_PRST, 4, 7);
/linux-4.4.14/arch/cris/include/arch-v32/mach-a3/mach/hwregs/iop/asm/
Diop_version_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sap_in_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sap_out_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_spu_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_cfg_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_cpu_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_mpu_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
/linux-4.4.14/arch/cris/include/arch-v32/arch/hwregs/iop/asm/
Diop_version_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_scrc_in_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_scrc_out_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_trigger_grp_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_fifo_out_extra_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_crc_par_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_fifo_in_extra_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_mpu_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sap_in_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_timer_grp_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_fifo_out_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_fifo_in_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_dmc_in_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_dmc_out_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sap_out_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_spu_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_spu_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_cfg_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_mpu_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Diop_sw_cpu_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
/linux-4.4.14/arch/cris/include/arch-v32/arch/hwregs/asm/
Dirq_nmi_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dstrcop_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dcris_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dstrmux_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dconfig_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Drt_trace_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dmarb_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
324 #ifndef REG_FIELD
325 #define REG_FIELD( scope, reg, field, value ) \ macro
Dtimer_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dmmu_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Data_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dbif_slave_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dgio_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Ddma_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dbif_core_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dser_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dintr_vect_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dsser_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Deth_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dbif_dma_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
/linux-4.4.14/drivers/pwm/
Dpwm-sti.c67 [PWMCLK_PRESCALE_LOW] = REG_FIELD(STI_PWMCR, 0, 3),
68 [PWMCLK_PRESCALE_HIGH] = REG_FIELD(STI_PWMCR, 11, 14),
69 [PWM_EN] = REG_FIELD(STI_PWMCR, 9, 9),
70 [PWM_INT_EN] = REG_FIELD(STI_INTEN, 0, 0),
/linux-4.4.14/arch/cris/include/arch-v32/mach-fs/mach/hwregs/asm/
Dconfig_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dtimer_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dgio_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dbif_core_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
Dpinmux_defs_asm.h17 #ifndef REG_FIELD
18 #define REG_FIELD( scope, reg, field, value ) \ macro
/linux-4.4.14/arch/cris/include/arch-v32/mach-a3/mach/hwregs/asm/
Dclkgen_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Dtimer_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Dddr2_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Dpio_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Dpinmux_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
Dgio_defs_asm.h14 #ifndef REG_FIELD
15 #define REG_FIELD( scope, reg, field, value ) \ macro
/linux-4.4.14/drivers/pinctrl/
Dpinctrl-st.c66 #define RT_P_CFG0_CLK1NOTCLK0_FIELD(reg) REG_FIELD(reg, 0, 7)
67 #define RT_P_CFG0_DELAY_0_FIELD(reg) REG_FIELD(reg, 16, 23)
68 #define RT_P_CFG0_DELAY_1_FIELD(reg) REG_FIELD(reg, 24, 31)
69 #define RT_P_CFG1_INVERTCLK_FIELD(reg) REG_FIELD(reg, 0, 7)
70 #define RT_P_CFG1_RETIME_FIELD(reg) REG_FIELD(reg, 8, 15)
71 #define RT_P_CFG1_CLKNOTDATA_FIELD(reg) REG_FIELD(reg, 16, 23)
72 #define RT_P_CFG1_DOUBLE_EDGE_FIELD(reg) REG_FIELD(reg, 24, 31)
1151 struct reg_field reg = REG_FIELD(reg_offset, 0, 31); in st_pctl_dt_setup_retime_dedicated()
1178 struct reg_field reg = REG_FIELD((data + bank) * 4, lsb, msb); in st_pc_get_value()
/linux-4.4.14/drivers/ata/
Dpata_at91.c329 struct reg_field field = REG_FIELD(0, 0, 31); in at91sam9_smc_fields_init()
/linux-4.4.14/include/linux/
Dregmap.h758 #define REG_FIELD(_reg, _lsb, _msb) { \ macro
/linux-4.4.14/sound/soc/sti/
Duniperif_player.c971 REG_FIELD(SYS_CFG_AUDIO_GLUE, bit_offset, bit_offset); in uni_player_parse_dt_clk_glue()