Searched refs:PORT_LOGIC_LINK_WIDTH_1_LANES (Results 1 – 1 of 1) sorted by relevance
39 #define PORT_LOGIC_LINK_WIDTH_1_LANES (0x1 << 8) macro741 val |= PORT_LOGIC_LINK_WIDTH_1_LANES; in dw_pcie_setup_rc()