Searched refs:PG1 (Results 1 - 14 of 14) sorted by relevance

/linux-4.4.14/arch/blackfin/include/mach-common/
H A Dports-g.h9 #define PG1 (1 << 1) macro
/linux-4.4.14/drivers/pinctrl/
H A Dpinctrl-adi2-bf54x.c107 PINCTRL_PIN(97, "PG1"),
H A Dpinctrl-adi2-bf60x.c110 PINCTRL_PIN(97, "PG1"),
H A Dpinctrl-tegra210.c239 PINCTRL_PIN(TEGRA_PIN_UART2_RX_PG1, "UART2_RX PG1"),
H A Dpinctrl-tegra114.c236 PINCTRL_PIN(TEGRA_PIN_GMI_AD1_PG1, "GMI_AD1 PG1"),
H A Dpinctrl-tegra124.c260 PINCTRL_PIN(TEGRA_PIN_PG1, "PG1"),
H A Dpinctrl-tegra20.c408 PINCTRL_PIN(TEGRA_PIN_GMI_AD1_PG1, "GMI_AD1 PG1"),
H A Dpinctrl-tegra30.c347 PINCTRL_PIN(TEGRA_PIN_GMI_AD1_PG1, "GMI_AD1 PG1"),
/linux-4.4.14/drivers/pinctrl/sh-pfc/
H A Dpfc-shx3.c356 PINMUX_GPIO(PG1),
H A Dpfc-sh7785.c740 PINMUX_GPIO(PG1),
H A Dpfc-sh7264.c1183 PINMUX_GPIO(PG1),
H A Dpfc-sh7269.c1575 PINMUX_GPIO(PG1),
/linux-4.4.14/drivers/gpu/drm/i915/
H A Dintel_runtime_pm.c607 DRM_ERROR("PG1 in disabled state\n"); skl_set_power_well()
696 DRM_ERROR("PG1 distributing status timeout\n"); skl_set_power_well()
H A Dintel_display.c5602 /* Enable PG1 for cdclk */ broxton_init_cdclk()
5838 /* enable PG1 and Misc I/O */ skl_init_cdclk()

Completed in 521 milliseconds