Home
last modified time | relevance | path

Searched refs:MLXSW_REG (Results 1 – 6 of 6) sorted by relevance

/linux-4.4.14/drivers/net/ethernet/mellanox/mlxsw/
Dswitchx2.c196 return mlxsw_reg_write(mlxsw_sx->core, MLXSW_REG(paos), paos_pl); in mlxsw_sx_port_admin_status_set()
208 err = mlxsw_reg_query(mlxsw_sx->core, MLXSW_REG(paos), paos_pl); in mlxsw_sx_port_oper_status_get()
225 err = mlxsw_reg_query(mlxsw_sx->core, MLXSW_REG(pmtu), pmtu_pl); in mlxsw_sx_port_mtu_set()
234 return mlxsw_reg_write(mlxsw_sx->core, MLXSW_REG(pmtu), pmtu_pl); in mlxsw_sx_port_mtu_set()
243 return mlxsw_reg_write(mlxsw_sx->core, MLXSW_REG(pspa), pspa_pl); in mlxsw_sx_port_swid_set()
253 return mlxsw_reg_write(mlxsw_sx->core, MLXSW_REG(sspr), sspr_pl); in mlxsw_sx_port_system_port_mapping_set()
264 err = mlxsw_reg_query(mlxsw_sx->core, MLXSW_REG(pmlp), pmlp_pl); in mlxsw_sx_port_module_check()
520 err = mlxsw_reg_query(mlxsw_sx->core, MLXSW_REG(ppcnt), ppcnt_pl); in mlxsw_sx_port_get_stats()
740 err = mlxsw_reg_query(mlxsw_sx->core, MLXSW_REG(ptys), ptys_pl); in mlxsw_sx_port_get_settings()
807 err = mlxsw_reg_query(mlxsw_sx->core, MLXSW_REG(ptys), ptys_pl); in mlxsw_sx_port_set_settings()
[all …]
Dspectrum.c153 err = mlxsw_reg_query(mlxsw_sp->core, MLXSW_REG(spad), spad_pl); in mlxsw_sp_base_mac_get()
169 return mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(paos), paos_pl); in mlxsw_sp_port_admin_status_set()
181 err = mlxsw_reg_query(mlxsw_sp->core, MLXSW_REG(paos), paos_pl); in mlxsw_sp_port_oper_status_get()
196 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sfmr), sfmr_pl); in mlxsw_sp_vfid_create()
213 mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sfmr), sfmr_pl); in mlxsw_sp_vfid_destroy()
224 return mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(ppad), ppad_pl); in mlxsw_sp_port_dev_addr_set()
249 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(spms), spms_pl); in mlxsw_sp_port_stp_state_set()
263 err = mlxsw_reg_query(mlxsw_sp->core, MLXSW_REG(pmtu), pmtu_pl); in mlxsw_sp_port_mtu_set()
272 return mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(pmtu), pmtu_pl); in mlxsw_sp_port_mtu_set()
281 return mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(pspa), pspa_pl); in mlxsw_sp_port_swid_set()
[all …]
Dspectrum_buffers.c82 MLXSW_REG(pbmc), pbmc_pl); in mlxsw_sp_port_pb_init()
142 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sbpr), sbpr_pl); in mlxsw_sp_sb_pools_init()
263 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sbcm), sbcm_pl); in mlxsw_sp_sb_cms_init()
333 MLXSW_REG(sbpm), sbpm_pl); in mlxsw_sp_port_sb_pms_init()
387 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sbmm), sbmm_pl); in mlxsw_sp_sb_mms_init()
Dspectrum_switchdev.c112 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(spms), spms_pl); in mlxsw_sp_port_stp_state_set()
144 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sftr), sftr_pl); in __mlxsw_sp_port_flood_set()
157 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sftr), sftr_pl); in __mlxsw_sp_port_flood_set()
220 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sfdat), sfdat_pl); in mlxsw_sp_ageing_set()
280 return mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(spvid), spvid_pl); in mlxsw_sp_port_pvid_set()
289 err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sfmr), sfmr_pl); in mlxsw_sp_fid_create()
306 mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sfmr), sfmr_pl); in mlxsw_sp_fid_destroy()
477 err = mlxsw_reg_write(mlxsw_sp_port->mlxsw_sp->core, MLXSW_REG(sfd), in mlxsw_sp_port_fdb_op()
663 MLXSW_REG(sfd), sfd_pl); in mlxsw_sp_port_fdb_dump()
824 err = mlxsw_reg_query(mlxsw_sp->core, MLXSW_REG(sfn), sfn_pl); in mlxsw_sp_fdb_notify_work()
Dcore.c509 err = mlxsw_reg_write(mlxsw_core, MLXSW_REG(htgt), htgt_pl); in mlxsw_emad_traps_set()
515 return mlxsw_reg_write(mlxsw_core, MLXSW_REG(hpkt), hpkt_pl); in mlxsw_emad_traps_set()
561 mlxsw_reg_write(mlxsw_core, MLXSW_REG(hpkt), hpkt_pl); in mlxsw_emad_fini()
Dreg.h52 #define MLXSW_REG(type) (&mlxsw_reg_##type) macro
53 #define MLXSW_REG_LEN(type) MLXSW_REG(type)->len
54 #define MLXSW_REG_ZERO(type, payload) memset(payload, 0, MLXSW_REG(type)->len)