Home
last modified time | relevance | path

Searched refs:MLX5_ST_SZ_DW (Results 1 – 11 of 11) sorted by relevance

/linux-4.4.14/drivers/net/ethernet/mellanox/mlx5/core/
Dtransobj.c39 u32 in[MLX5_ST_SZ_DW(alloc_transport_domain_in)]; in mlx5_alloc_transport_domain()
40 u32 out[MLX5_ST_SZ_DW(alloc_transport_domain_out)]; in mlx5_alloc_transport_domain()
59 u32 in[MLX5_ST_SZ_DW(dealloc_transport_domain_in)]; in mlx5_dealloc_transport_domain()
60 u32 out[MLX5_ST_SZ_DW(dealloc_transport_domain_out)]; in mlx5_dealloc_transport_domain()
74 u32 out[MLX5_ST_SZ_DW(create_rq_out)]; in mlx5_core_create_rq()
89 u32 out[MLX5_ST_SZ_DW(modify_rq_out)]; in mlx5_core_modify_rq()
100 u32 in[MLX5_ST_SZ_DW(destroy_rq_in)]; in mlx5_core_destroy_rq()
101 u32 out[MLX5_ST_SZ_DW(destroy_rq_out)]; in mlx5_core_destroy_rq()
113 u32 out[MLX5_ST_SZ_DW(create_sq_out)]; in mlx5_core_create_sq()
128 u32 out[MLX5_ST_SZ_DW(modify_sq_out)]; in mlx5_core_modify_sq()
[all …]
Dport.c106 u32 in[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5_query_port_ptys()
120 u32 out[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5_query_port_proto_cap()
139 u32 out[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5_query_port_proto_admin()
158 u32 out[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5_query_port_link_width_oper()
175 u32 out[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5_query_port_proto_oper()
194 u32 in[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5_set_port_proto()
195 u32 out[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5_set_port_proto()
214 u32 in[MLX5_ST_SZ_DW(paos_reg)]; in mlx5_set_port_admin_status()
215 u32 out[MLX5_ST_SZ_DW(paos_reg)]; in mlx5_set_port_admin_status()
231 u32 in[MLX5_ST_SZ_DW(paos_reg)]; in mlx5_query_port_admin_status()
[all …]
Dflow_table.c59 u32 out[MLX5_ST_SZ_DW(set_fte_out)]; in mlx5_set_flow_entry_cmd()
96 u32 in[MLX5_ST_SZ_DW(delete_fte_in)]; in mlx5_del_flow_entry_cmd()
97 u32 out[MLX5_ST_SZ_DW(delete_fte_out)]; in mlx5_del_flow_entry_cmd()
113 u32 in[MLX5_ST_SZ_DW(destroy_flow_group_in)]; in mlx5_destroy_flow_group_cmd()
114 u32 out[MLX5_ST_SZ_DW(destroy_flow_group_out)]; in mlx5_destroy_flow_group_cmd()
129 u32 out[MLX5_ST_SZ_DW(create_flow_group_out)]; in mlx5_create_flow_group_cmd()
200 u32 in[MLX5_ST_SZ_DW(create_flow_table_in)]; in mlx5_create_flow_table_cmd()
201 u32 out[MLX5_ST_SZ_DW(create_flow_table_out)]; in mlx5_create_flow_table_cmd()
226 u32 in[MLX5_ST_SZ_DW(destroy_flow_table_in)]; in mlx5_destroy_flow_table_cmd()
227 u32 out[MLX5_ST_SZ_DW(destroy_flow_table_out)]; in mlx5_destroy_flow_table_cmd()
Dvport.c41 u32 in[MLX5_ST_SZ_DW(query_vport_state_in)]; in mlx5_query_vport_state()
42 u32 out[MLX5_ST_SZ_DW(query_vport_state_out)]; in mlx5_query_vport_state()
62 u32 in[MLX5_ST_SZ_DW(query_nic_vport_context_in)]; in mlx5_query_nic_vport_mac_address()
233 int in[MLX5_ST_SZ_DW(query_hca_vport_context_in)]; in mlx5_query_hca_vport_context()
Dsrq.c222 u32 create_out[MLX5_ST_SZ_DW(create_xrc_srq_out)]; in create_xrc_srq_cmd()
264 u32 xrcsrq_in[MLX5_ST_SZ_DW(destroy_xrc_srq_in)]; in destroy_xrc_srq_cmd()
265 u32 xrcsrq_out[MLX5_ST_SZ_DW(destroy_xrc_srq_out)]; in destroy_xrc_srq_cmd()
281 u32 xrcsrq_in[MLX5_ST_SZ_DW(arm_xrc_srq_in)]; in arm_xrc_srq_cmd()
282 u32 xrcsrq_out[MLX5_ST_SZ_DW(arm_xrc_srq_out)]; in arm_xrc_srq_cmd()
300 u32 xrcsrq_in[MLX5_ST_SZ_DW(query_xrc_srq_in)]; in query_xrc_srq_cmd()
Dmain.c388 u32 out[MLX5_ST_SZ_DW(set_hca_cap_out)]; in set_caps()
656 u32 query_in[MLX5_ST_SZ_DW(query_issi_in)]; in mlx5_core_set_issi()
657 u32 query_out[MLX5_ST_SZ_DW(query_issi_out)]; in mlx5_core_set_issi()
658 u32 set_in[MLX5_ST_SZ_DW(set_issi_in)]; in mlx5_core_set_issi()
659 u32 set_out[MLX5_ST_SZ_DW(set_issi_out)]; in mlx5_core_set_issi()
Dfw.c41 u32 in[MLX5_ST_SZ_DW(query_adapter_in)]; in mlx5_cmd_query_adapter()
Den_main.c37 u32 rqc[MLX5_ST_SZ_DW(rqc)];
42 u32 sqc[MLX5_ST_SZ_DW(sqc)];
48 u32 cqc[MLX5_ST_SZ_DW(cqc)];
132 u32 in[MLX5_ST_SZ_DW(query_vport_counter_in)]; in mlx5e_update_stats()
1587 u32 in[MLX5_ST_SZ_DW(create_tis_in)]; in mlx5e_create_tis()
Den_ethtool.c560 u32 out[MLX5_ST_SZ_DW(ptys_reg)]; in mlx5e_get_settings()
/linux-4.4.14/include/linux/mlx5/
Dflow_table.h41 u32 match_criteria[MLX5_ST_SZ_DW(fte_match_param)];
Ddevice.h61 #define MLX5_ST_SZ_DW(typ) (sizeof(struct mlx5_ifc_##typ##_bits) / 32) macro