Searched refs:MCLK_PWRMGT_CNTL (Results 1 - 17 of 17) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/radeon/
H A Drv740d.h66 #define MCLK_PWRMGT_CNTL 0x648 macro
H A Drv6xxd.h47 #define MCLK_PWRMGT_CNTL 0x624 macro
H A Drv740_dpm.c309 RREG32(MCLK_PWRMGT_CNTL); rv740_read_clock_registers()
H A Dr600_dpm.c311 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF); r600_enable_mclk_control()
313 WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF); r600_enable_mclk_control()
H A Drv770_dpm.c184 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF); rv770_start_dpm()
202 WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF); rv770_stop_dpm()
1540 RREG32(MCLK_PWRMGT_CNTL); rv770_read_clock_registers()
H A Drv770d.h171 #define MCLK_PWRMGT_CNTL 0x648 macro
H A Drv6xx_dpm.c992 WREG32_P(MCLK_PWRMGT_CNTL, USE_DISPLAY_GAP, ~USE_DISPLAY_GAP); rv6xx_enable_display_gap()
994 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~USE_DISPLAY_GAP); rv6xx_enable_display_gap()
H A Dcypress_dpm.c257 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF); cypress_enable_mclk_control()
259 WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF); cypress_enable_mclk_control()
H A Dnid.h613 #define MCLK_PWRMGT_CNTL 0x648 macro
H A Dsid.h596 #define MCLK_PWRMGT_CNTL 0x2ba0 macro
H A Dcikd.h723 #define MCLK_PWRMGT_CNTL 0x2ba0 macro
H A Devergreend.h151 #define MCLK_PWRMGT_CNTL 0x648 macro
H A Dr600d.h1325 #define MCLK_PWRMGT_CNTL 0x624 macro
H A Dci_dpm.c1857 pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL); ci_read_clock_registers()
H A Dni_dpm.c1193 ni_pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL); ni_read_clock_registers()
H A Dsi_dpm.c3591 si_pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL); si_read_clock_registers()
/linux-4.4.14/drivers/gpu/drm/amd/amdgpu/
H A Dci_dpm.c6409 dev_info(adev->dev, " MCLK_PWRMGT_CNTL=0x%08X\n", ci_dpm_print_status()

Completed in 576 milliseconds