Searched refs:INT_POL1 (Results 1 – 2 of 2) sorted by relevance
245 #define INT_POL1 (0x1 << 1) macro
90 writel(INT_POL1 | INT_POL0, dp->reg_base + EXYNOS_DP_INT_CTL); in exynos_dp_init_interrupt()