Searched refs:ICMR (Results 1 - 8 of 8) sorted by relevance

/linux-4.4.14/drivers/irqchip/
H A Dirq-sa11x0.c25 #define ICMR 0x04 /* IC Mask Reg. */ macro
41 reg = readl_relaxed(iobase + ICMR); sa1100_mask_irq()
43 writel_relaxed(reg, iobase + ICMR); sa1100_mask_irq()
50 reg = readl_relaxed(iobase + ICMR); sa1100_unmask_irq()
52 writel_relaxed(reg, iobase + ICMR); sa1100_unmask_irq()
96 st->icmr = readl_relaxed(iobase + ICMR); sa1100irq_suspend()
103 writel_relaxed(st->icmr & 0xfffff000, iobase + ICMR); sa1100irq_suspend()
116 writel_relaxed(st->icmr, iobase + ICMR); sa1100irq_resume()
140 icmr = readl_relaxed(iobase + ICMR); sa1100_handle_irq()
158 writel_relaxed(0, iobase + ICMR); sa11x0_init_irq_nodt()
/linux-4.4.14/arch/arm/mach-pxa/
H A Dirq.c32 #define ICMR (0x004) macro
71 uint32_t icmr = __raw_readl(base + ICMR); pxa_mask_irq()
74 __raw_writel(icmr, base + ICMR); pxa_mask_irq()
81 uint32_t icmr = __raw_readl(base + ICMR); pxa_unmask_irq()
84 __raw_writel(icmr, base + ICMR); pxa_unmask_irq()
100 icmr = __raw_readl(pxa_irq_base + ICMR); icip_handle_irq()
162 __raw_writel(0, base + ICMR); /* disable all IRQs */ pxa_init_irq_common()
191 saved_icmr[i] = __raw_readl(base + ICMR); pxa_irq_suspend()
192 __raw_writel(0, base + ICMR); pxa_irq_suspend()
210 __raw_writel(saved_icmr[i], base + ICMR); pxa_irq_resume()
/linux-4.4.14/arch/arm/mach-sa1100/include/mach/
H A Dmtd-xip.h20 #define xip_irqpending() (ICIP & ICMR)
H A DSA-1100.h1194 * ICMR Interrupt Controller (IC) Mask Register (read/write).
1210 #define ICMR __REG(0x90050004) /* IC Mask Reg. */ macro
1261 /* (ICMR ignored) */
1263 /* enable (ICMR used) */
/linux-4.4.14/arch/arm/mach-pxa/include/mach/
H A Dmtd-xip.h20 #define xip_irqpending() (ICIP & ICMR)
/linux-4.4.14/arch/arm/mach-sa1100/
H A Dpm.c93 ICMR = 0; sa11x0_pm_enter()
/linux-4.4.14/arch/mips/include/asm/sn/sn0/
H A Dhubio.h348 * ICMR register fields
/linux-4.4.14/arch/ia64/include/asm/sn/
H A Dshubio.h2348 * spurious message captured by II. Valid when the SP_MSG bit in ICMR *
2366 * spurious message captured by II. Valid when the SP_MSG bit in ICMR *
2383 * the SP_MSG bit in the ICMR register is set. *
3046 * ICMR register fields

Completed in 736 milliseconds