Searched refs:EBIU_DDRBWC7 (Results 1 - 3 of 3) sorted by relevance

/linux-4.4.14/arch/blackfin/kernel/
H A Ddebug-mmrs.c922 D32(EBIU_DDRBWC7); bfin_debug_mmrs_init()
/linux-4.4.14/arch/blackfin/mach-bf548/include/mach/
H A DcdefBF54x_base.h279 #define bfin_read_EBIU_DDRBWC7() bfin_read32(EBIU_DDRBWC7)
280 #define bfin_write_EBIU_DDRBWC7(val) bfin_write32(EBIU_DDRBWC7, val)
H A DdefBF54x_base.h189 #define EBIU_DDRBWC7 0xffc00a9c /* DDR Bank7 Write Count Register */ macro

Completed in 146 milliseconds