Searched refs:DMA_CSR (Results 1 – 5 of 5) sorted by relevance
/linux-4.4.14/drivers/scsi/ |
D | sun_esp.c | 56 switch (dma_read32(DMA_CSR) & DMA_DEVICE_ID) { in esp_sbus_setup_dma() 249 if (dma_read32(DMA_CSR) & (DMA_HNDL_INTR | DMA_HNDL_ERROR)) in sbus_esp_irq_pending() 273 val = dma_read32(DMA_CSR); in sbus_esp_reset_dma() 274 dma_write32(val | DMA_RST_SCSI, DMA_CSR); in sbus_esp_reset_dma() 275 dma_write32(val & ~DMA_RST_SCSI, DMA_CSR); in sbus_esp_reset_dma() 279 dma_write32(DMA_RESET_FAS366, DMA_CSR); in sbus_esp_reset_dma() 280 dma_write32(DMA_RST_SCSI, DMA_CSR); in sbus_esp_reset_dma() 299 while (dma_read32(DMA_CSR) & DMA_PEND_READ) { in sbus_esp_reset_dma() 309 dma_write32(0, DMA_CSR); in sbus_esp_reset_dma() 310 dma_write32(esp->prev_hme_dmacsr, DMA_CSR); in sbus_esp_reset_dma() [all …]
|
D | sun3x_esp.c | 22 #define DMA_CSR 0x00UL /* rw DMA control/status register 0x00 */ macro 89 if (dma_read32(DMA_CSR) & (DMA_HNDL_INTR | DMA_HNDL_ERROR)) in sun3x_esp_irq_pending() 98 val = dma_read32(DMA_CSR); in sun3x_esp_reset_dma() 99 dma_write32(val | DMA_RST_SCSI, DMA_CSR); in sun3x_esp_reset_dma() 100 dma_write32(val & ~DMA_RST_SCSI, DMA_CSR); in sun3x_esp_reset_dma() 103 val = dma_read32(DMA_CSR); in sun3x_esp_reset_dma() 104 dma_write32(val | DMA_INT_ENAB, DMA_CSR); in sun3x_esp_reset_dma() 112 csr = dma_read32(DMA_CSR); in sun3x_esp_dma_drain() 116 dma_write32(csr | DMA_FIFO_STDRAIN, DMA_CSR); in sun3x_esp_dma_drain() 119 while (dma_read32(DMA_CSR) & DMA_FIFO_ISDRAIN) { in sun3x_esp_dma_drain() [all …]
|
/linux-4.4.14/arch/arm/include/asm/hardware/ |
D | iop3xx-adma.h | 27 #define DMA_CSR(chan) (chan->mmr_base + 0x4) macro 298 u32 status = __raw_readl(DMA_CSR(chan)); in iop_chan_is_busy() 822 return __raw_readl(DMA_CSR(chan)); in iop_chan_get_status() 842 u32 status = __raw_readl(DMA_CSR(chan)); in iop_adma_device_clear_eot_status() 844 __raw_writel(status, DMA_CSR(chan)); in iop_adma_device_clear_eot_status() 849 u32 status = __raw_readl(DMA_CSR(chan)); in iop_adma_device_clear_eoc_status() 851 __raw_writel(status, DMA_CSR(chan)); in iop_adma_device_clear_eoc_status() 856 u32 status = __raw_readl(DMA_CSR(chan)); in iop_adma_device_clear_err_status() 870 __raw_writel(status, DMA_CSR(chan)); in iop_adma_device_clear_err_status()
|
/linux-4.4.14/drivers/net/ethernet/amd/ |
D | sunlance.c | 440 u32 csr = sbus_readl(lp->dregs + DMA_CSR); in init_restart_ledma() 444 while (sbus_readl(lp->dregs + DMA_CSR) & DMA_FIFO_ISDRAIN) in init_restart_ledma() 448 csr = sbus_readl(lp->dregs + DMA_CSR); in init_restart_ledma() 462 sbus_writel(csr, lp->dregs + DMA_CSR); in init_restart_ledma() 489 printk("dcsr=%8.8x\n", sbus_readl(lp->dregs + DMA_CSR)); in init_restart_lance() 498 u32 csr = sbus_readl(lp->dregs + DMA_CSR); in init_restart_lance() 501 sbus_writel(csr, lp->dregs + DMA_CSR); in init_restart_lance() 860 u32 dma_csr = sbus_readl(lp->dregs + DMA_CSR); in lance_interrupt() 863 sbus_writel(dma_csr, lp->dregs + DMA_CSR); in lance_interrupt() 990 csr = sbus_readl(lp->dregs + DMA_CSR); in lance_reset() [all …]
|
/linux-4.4.14/arch/sparc/include/asm/ |
D | dma.h | 17 #define DMA_CSR 0x00UL /* rw DMA control/status register 0x00 */ macro
|