Home
last modified time | relevance | path

Searched refs:CTR (Results 1 – 13 of 13) sorted by relevance

/linux-4.4.14/arch/x86/crypto/
Daesni-intel_avx-x86_64.S357 .macro INITIAL_BLOCKS_AVX num_initial_blocks T1 T2 T3 T4 T5 CTR XMM1 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 …
399 vmovdqu (%rax), \CTR # CTR = Y0
400 vpshufb SHUF_MASK(%rip), \CTR, \CTR
406 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
407 vmovdqa \CTR, reg_i
486 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
487 vmovdqa \CTR, \XMM1
490 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
491 vmovdqa \CTR, \XMM2
494 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
[all …]
Daesni-intel_asm.S121 #define CTR %xmm11 macro
2559 movaps IV, CTR
2560 PSHUFB_XMM BSWAP_MASK CTR
2563 MOVQ_R64_XMM CTR TCTR_LOW
2584 paddq INC, CTR
2588 paddq INC, CTR
2591 movaps CTR, IV
2669 pshufd $0x13, IV, CTR; \
2671 psrad $31, CTR; \
2672 pand GF128MUL_MASK, CTR; \
[all …]
/linux-4.4.14/arch/arm64/crypto/
DKconfig39 tristate "AES in ECB/CBC/CTR/XTS modes using ARMv8 Crypto Extensions"
46 tristate "AES in ECB/CBC/CTR/XTS modes using NEON instructions"
/linux-4.4.14/arch/arm/crypto/
DKconfig96 CTR and XTS modes
98 Bit sliced AES gives around 45% speedup on Cortex-A15 for CTR mode
110 Use an implementation of AES in CBC, CTR and XTS modes that uses
Daesbs-core.S_shipped45 @ Add CBC, CTR and XTS subroutines, adapt for kernel use.
/linux-4.4.14/drivers/crypto/ux500/
DKconfig15 AES-ECB, CBC and CTR with keys sizes of 128, 192 and 256 bit sizes.
/linux-4.4.14/drivers/spi/
Dspi-sh-msiof.c67 #define CTR 0x28 /* Control Register */ macro
216 data = sh_msiof_read(p, CTR); in sh_msiof_modify_ctr_wait()
219 sh_msiof_write(p, CTR, data); in sh_msiof_modify_ctr_wait()
222 if ((sh_msiof_read(p, CTR) & mask) == set) in sh_msiof_modify_ctr_wait()
354 sh_msiof_write(p, CTR, tmp); in sh_msiof_spi_set_pin_regs()
/linux-4.4.14/arch/powerpc/platforms/8xx/
DKconfig140 (by not placing conditional branches or branches to LR or CTR
/linux-4.4.14/crypto/
DKconfig269 xoring it with a salt. This algorithm is mainly useful for CTR
293 tristate "CTR support"
298 CTR: Counter mode
889 acceleration for CTR.
924 for popular block cipher modes ECB, CBC, CTR and XTS is supported.
1581 bool "Enable CTR DRBG"
1584 Enable the CTR DRBG variant as defined in NIST SP800-90A.
/linux-4.4.14/drivers/crypto/
DKconfig120 As of z196 the CTR mode is hardware accelerated.
135 As of z196 the CTR mode is hardware accelerated for all AES
/linux-4.4.14/Documentation/powerpc/
Dtransactional_memory.txt62 Checkpointed registers include all GPRs, FPRs, VRs/VSRs, LR, CCR/CR, CTR, FPCSR
/linux-4.4.14/arch/arm/kvm/
Dcoproc.c619 FUNCTION_FOR32(0, 0, 0, 1, CTR)
/linux-4.4.14/drivers/platform/x86/
Dsony-laptop.c725 SNC_HANDLE(CTR, snc_CTR_get, snc_CTR_set, NULL, 1),