Searched refs:CSR_TIMER1_CLR (Results 1 - 2 of 2) sorted by relevance

/linux-4.4.14/arch/arm/mach-footbridge/
H A Ddc21285-timer.c53 *CSR_TIMER1_CLR = 0; ckevt_dc21285_set_next_event()
68 *CSR_TIMER1_CLR = 0; ckevt_dc21285_set_periodic()
92 *CSR_TIMER1_CLR = 0; timer1_interrupt()
/linux-4.4.14/arch/arm/include/asm/hardware/
H A Ddec21285.h126 #define CSR_TIMER1_CLR DC21285_IO(0x030c) macro

Completed in 124 milliseconds