Home
last modified time | relevance | path

Searched refs:CSR1 (Results 1 – 16 of 16) sorted by relevance

/linux-4.4.14/drivers/media/pci/dt3155/
Ddt3155.c178 pd->regs + CSR1); in dt3155_start_streaming()
198 FLD_DN_ODD | FLD_DN_EVEN, pd->regs + CSR1); in dt3155_stop_streaming()
263 tmp = ioread32(ipd->regs + CSR1) & (FLD_CRPT_EVEN | FLD_CRPT_ODD); in dt3155_irq_handler_even()
268 ipd->regs + CSR1); in dt3155_irq_handler_even()
441 FLD_DN_ODD | FLD_DN_EVEN, pd->regs + CSR1); in dt3155_init_board()
446 iowrite32(FIFO_EN | SRST, pd->regs + CSR1); in dt3155_init_board()
Ddt3155.h44 #define CSR1 0x40 macro
/linux-4.4.14/drivers/net/wan/
Dsbni.h27 CSR1 = 1, enumerator
Dsbni.c364 outb( PR_RES, ioaddr + CSR1 ); in sbni_probe1()
1056 dev->base_addr + CSR1 ); in sbni_watchdog()
1100 outb( *(u_char *)&nl->csr1 | PR_RES, dev->base_addr + CSR1 ); in card_start()
1125 outb( *(u8 *)&nl->csr1, dev->base_addr + CSR1 ); in change_level()
1143 outb( *(unsigned char *)&nl->csr1, dev->base_addr + CSR1 ); in timeout_change_level()
1345 outb( *(u8 *)&nl->csr1 | PR_RES, dev->base_addr + CSR1 ); in sbni_ioctl()
/linux-4.4.14/drivers/net/ethernet/dec/tulip/
Dtulip.h107 CSR1 = 0x08, enumerator
565 iowrite32(0, ioaddr + CSR1); in tulip_tx_timeout_complete()
Dxircom_cb.c49 #define CSR1 0x08 macro
540 xw32(CSR1, 0); in trigger_transmit()
Dinterrupt.c680 iowrite32(0, ioaddr + CSR1); in tulip_interrupt()
Dtulip_core.c707 iowrite32(0, tp->base_addr + CSR1); in tulip_start_xmit()
1183 iowrite32(0, ioaddr + CSR1); in set_rx_mode()
/linux-4.4.14/drivers/net/ethernet/amd/
Dariadne.h63 #define CSR1 0x0100 /* - IADR[15:0] */ macro
Dsun3lance.c203 #define CSR1 1 /* init block addr (low) */ macro
502 REGA(CSR1) = dvma_vtob(&(MEM->init)); in lance_init_ring()
Datarilance.c304 #define CSR1 1 /* init block addr (low) */ macro
654 REGA( CSR1 ) = 0; in lance_open()
Dni65.c151 #define CSR1 0x01 macro
590 writereg(pib & 0xffff,CSR1); in ni65_init_lance()
/linux-4.4.14/drivers/net/wireless/rt2x00/
Drt2400pci.c884 rt2x00mmio_register_read(rt2x00dev, CSR1, &reg); in rt2400pci_init_registers()
888 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2400pci_init_registers()
890 rt2x00mmio_register_read(rt2x00dev, CSR1, &reg); in rt2400pci_init_registers()
893 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2400pci_init_registers()
Drt2400pci.h74 #define CSR1 0x0004 macro
Drt2500pci.c1022 rt2x00mmio_register_read(rt2x00dev, CSR1, &reg); in rt2500pci_init_registers()
1026 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2500pci_init_registers()
1028 rt2x00mmio_register_read(rt2x00dev, CSR1, &reg); in rt2500pci_init_registers()
1031 rt2x00mmio_register_write(rt2x00dev, CSR1, reg); in rt2500pci_init_registers()
Drt2500pci.h85 #define CSR1 0x0004 macro