Home
last modified time | relevance | path

Searched refs:CP_ME1_PIPE0_INT_CNTL (Results 1 – 3 of 3) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/radeon/
Dcikd.h1360 #define CP_ME1_PIPE0_INT_CNTL 0xC214 macro
Dcik.c7313 WREG32(CP_ME1_PIPE0_INT_CNTL, 0); in cik_disable_interrupt_state()
7495 cp_m1p0 = RREG32(CP_ME1_PIPE0_INT_CNTL) & ~TIME_STAMP_INT_ENABLE; in cik_irq_set()
7605 WREG32(CP_ME1_PIPE0_INT_CNTL, cp_m1p0); in cik_irq_set()
/linux-4.4.14/drivers/gpu/drm/amd/amdgpu/
Dgfx_v8_0.c4839 mec_int_cntl = REG_SET_FIELD(mec_int_cntl, CP_ME1_PIPE0_INT_CNTL, in gfx_v8_0_set_compute_eop_interrupt_state()
4845 mec_int_cntl = REG_SET_FIELD(mec_int_cntl, CP_ME1_PIPE0_INT_CNTL, in gfx_v8_0_set_compute_eop_interrupt_state()