Searched refs:CPU_LE (Results 1 – 11 of 11) sorted by relevance
/linux-4.4.14/arch/arm64/kvm/ |
D | vgic-v2-switch.S | 67 CPU_LE( str w7, [x3, #VGIC_V2_CPU_EISR] ) 68 CPU_LE( str w8, [x3, #(VGIC_V2_CPU_EISR + 4)] ) 69 CPU_LE( str w9, [x3, #VGIC_V2_CPU_ELRSR] ) 70 CPU_LE( str w10, [x3, #(VGIC_V2_CPU_ELRSR + 4)] )
|
/linux-4.4.14/arch/arm64/lib/ |
D | memcmp.S | 96 CPU_LE( lsl mask, mask, limit ) 130 CPU_LE( lsr tmp2, tmp2, tmp1 ) 220 CPU_LE( rev diff, diff ) 221 CPU_LE( rev data1, data1 ) 222 CPU_LE( rev data2, data2 )
|
D | strcmp.S | 104 CPU_LE( lsr tmp2, tmp2, tmp1 ) /* Shift (tmp1 & 63). */ 192 CPU_LE( rev syndrome, syndrome ) 193 CPU_LE( rev data1, data1 ) 194 CPU_LE( rev data2, data2 )
|
D | strncmp.S | 111 CPU_LE( lsl mask, mask, limit ) 140 CPU_LE( lsr tmp2, tmp2, tmp3 ) /* Shift (tmp1 & 63). */ 251 CPU_LE( rev syndrome, syndrome ) 252 CPU_LE( rev data1, data1 ) 253 CPU_LE( rev data2, data2 )
|
D | strlen.S | 119 CPU_LE( lsr tmp2, tmp2, tmp1 ) /* Shift (tmp1 & 63). */
|
D | strnlen.S | 157 CPU_LE( lsr tmp2, tmp2, tmp4 ) /* Shift (tmp1 & 63). */
|
/linux-4.4.14/arch/arm64/crypto/ |
D | sha2-ce-core.S | 97 CPU_LE( rev32 v16.16b, v16.16b ) 98 CPU_LE( rev32 v17.16b, v17.16b ) 99 CPU_LE( rev32 v18.16b, v18.16b ) 100 CPU_LE( rev32 v19.16b, v19.16b )
|
D | sha1-ce-core.S | 91 CPU_LE( rev32 v8.16b, v8.16b ) 92 CPU_LE( rev32 v9.16b, v9.16b ) 93 CPU_LE( rev32 v10.16b, v10.16b ) 94 CPU_LE( rev32 v11.16b, v11.16b )
|
D | ghash-ce-core.S | 48 CPU_LE( rev64 T1.16b, T1.16b )
|
/linux-4.4.14/arch/arm64/include/asm/ |
D | assembler.h | 130 #define CPU_LE(code...) macro 132 #define CPU_LE(code...) code
|
/linux-4.4.14/arch/arm64/kernel/ |
D | head.S | 454 CPU_LE( bic x0, x0, #(1 << 25) ) // Clear the EE bit for EL2 459 CPU_LE( bic x0, x0, #(3 << 24) ) // Clear the EE and E0E bits for EL1 503 CPU_LE( movk x0, #0x30d0, lsl #16 ) // Clear EE and E0E on LE systems
|