Searched refs:CL_3 (Results 1 - 8 of 8) sorted by relevance

/linux-4.4.14/arch/blackfin/include/asm/
H A Dmem_init.h178 #define SDRAM_CL CL_3
189 #define SDRAM_CL CL_3
/linux-4.4.14/arch/blackfin/mach-bf533/include/mach/
H A DdefBF532.h763 #define CL_3 0x0000000C /* SDRAM CAS latency = 3 cycles */ macro
/linux-4.4.14/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h1308 #define CL_3 0x0000000C /* SDRAM CAS latency = 3 cycles */ macro
/linux-4.4.14/arch/blackfin/mach-bf518/include/mach/
H A DdefBF512.h968 #define CL_3 0x0000000C /* SDRAM CAS Latency = 3 cycles */ macro
/linux-4.4.14/arch/blackfin/mach-bf527/include/mach/
H A DdefBF522.h969 #define CL_3 0x0000000C /* SDRAM CAS Latency = 3 cycles */ macro
/linux-4.4.14/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h1290 #define CL_3 0x0000000C /* SDRAM CAS Latency = 3 cycles */ macro
/linux-4.4.14/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h1680 #define CL_3 0x0000000C /* SDRAM CAS latency = 3 cycles */ macro
/linux-4.4.14/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h1754 #define CL_3 0x30 /* DDR CAS Latency = 3 cycles */ macro

Completed in 527 milliseconds