Searched refs:CLK_RESET_PLLX_BASE (Results 1 - 2 of 2) sorted by relevance
| /linux-4.4.14/arch/arm/mach-tegra/ |
| H A D | sleep-tegra30.S | 68 #define CLK_RESET_PLLX_BASE 0xe0 define
357 pll_enable r1, r0, CLK_RESET_PLLX_BASE, 0
370 pll_enable r1, r0, CLK_RESET_PLLX_BASE, CLK_RESET_PLLX_MISC
380 pll_locked r1, r0, CLK_RESET_PLLX_BASE
650 ldr r0, [r5, #CLK_RESET_PLLX_BASE]
652 str r0, [r5, #CLK_RESET_PLLX_BASE]
|
| /linux-4.4.14/drivers/clk/tegra/ |
| H A D | clk-tegra30.c | 147 #define CLK_RESET_PLLX_BASE 0xe0 macro
1276 readl(clk_base + CLK_RESET_PLLX_BASE); tegra30_cpu_clock_suspend()
1303 clk_base + CLK_RESET_PLLX_BASE); tegra30_cpu_clock_resume()
|
Completed in 87 milliseconds