Searched refs:CLK_PCLK_SYSREG_BUS (Results 1 - 8 of 8) sorted by relevance

/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h831 #define CLK_PCLK_SYSREG_BUS 7 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h831 #define CLK_PCLK_SYSREG_BUS 7 macro
/linux-4.4.14/include/dt-bindings/clock/
H A Dexynos5433.h831 #define CLK_PCLK_SYSREG_BUS 7 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h831 #define CLK_PCLK_SYSREG_BUS 7 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h831 #define CLK_PCLK_SYSREG_BUS 7 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h831 #define CLK_PCLK_SYSREG_BUS 7 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
H A Dexynos5433.h831 #define CLK_PCLK_SYSREG_BUS 7 macro
/linux-4.4.14/drivers/clk/samsung/
H A Dclk-exynos5433.c3128 GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus0", "div_pclk_bus0_133",
3153 GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus1", "div_pclk_bus1_133",
3188 GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus2", "div_pclk_bus2_133",

Completed in 269 milliseconds