/linux-4.4.14/drivers/media/rc/ |
H A D | nuvoton-cir.h | 2 * Driver for Nuvoton Technology Corporation w83667hg/w83677hg-i CIR 142 /* CIR settings */ 144 /* total length of CIR and CIR WAKE */ 150 /* CIR Regs */ 168 /* CIR IRCON settings */ 185 /* CIR IRSTS settings */ 195 /* CIR IREN settings */ 205 /* CIR FIFOCON settings */ 228 /* CIR IRFIFOSTS settings */ 239 /* CIR WAKE UP Regs */ 257 /* CIR WAKE UP IRCON settings */ 269 /* CIR WAKE IRSTS Bits */ 277 /* CIR WAKE UP IREN Bits */ 287 /* CIR WAKE FIFOCON settings */ 299 /* CIR WAKE SRXFSTS settings */ 306 * The CIR Wake FIFO buffer is 67 bytes long, but the stock remote wakes 310 /* CIR Wake byte comparison tolerance */ 343 #define CR_DEV_POWER_DOWN 0x22 /* bit 2 is CIR power, default power on */ 347 /* next three regs valid for both the CIR and CIR_WAKE logical devices */ 368 /* w83677hg CIR pin config */ 373 /* w83667hg CIR pin config */ 378 /* MCE CIR signal length, related on sample period */ 380 /* MCE CIR controller signal length: about 43ms 385 /* MCE CIR keyboard signal length: about 26ms 391 /* MCE CIR mouse signal length: about 24ms
|
H A D | fintek-cir.h | 2 * Driver for Feature Integration Technology Inc. (aka Fintek) LPC CIR 175 /* Logical device number of the CIR function */ 179 /* CIR Logical Device (LDN 0x08) config registers */ 187 #define CIR_CR_DEV_EN 0x30 /* bit0 = 1 enables CIR */ 188 #define CIR_CR_BASE_ADDR_HI 0x60 /* MSB of CIR IO base addr */ 189 #define CIR_CR_BASE_ADDR_LO 0x61 /* LSB of CIR IO base addr */ 190 #define CIR_CR_IRQ_SEL 0x70 /* bits3-0 store CIR IRQ */ 204 /* CIR device registers */ 211 /* Bits to enable CIR wake */ 224 * CIR status register (0x00): 225 * 7 - CIR_IRQ_EN (1 = enable CIR IRQ, 0 = disable) 239 * CIR TX control register (0x02):
|
H A D | nuvoton-cir.c | 2 * Driver for Nuvoton Technology Corporation w83667hg/w83677hg-i CIR 134 pr_info("%s: Dump CIR logical device registers:\n", NVT_DRIVER_NAME); cir_dump_regs() 135 pr_info(" * CR CIR ACTIVE : 0x%x\n", cir_dump_regs() 137 pr_info(" * CR CIR BASE ADDR: 0x%x\n", cir_dump_regs() 140 pr_info(" * CR CIR IRQ NUM: 0x%x\n", cir_dump_regs() 145 pr_info("%s: Dump CIR registers:\n", NVT_DRIVER_NAME); cir_dump_regs() 172 pr_info("%s: Dump CIR WAKE logical device registers:\n", cir_wake_dump_regs() 174 pr_info(" * CR CIR WAKE ACTIVE : 0x%x\n", cir_wake_dump_regs() 176 pr_info(" * CR CIR WAKE BASE ADDR: 0x%x\n", cir_wake_dump_regs() 179 pr_info(" * CR CIR WAKE IRQ NUM: 0x%x\n", cir_wake_dump_regs() 184 pr_info("%s: Dump CIR WAKE registers\n", NVT_DRIVER_NAME); cir_wake_dump_regs() 219 pr_info("%s: Dump CIR WAKE FIFO (len %d)\n", NVT_DRIVER_NAME, fifo_len); cir_wake_dump_regs() 304 /* output pin selection: enable CIR, with WB sensor enabled */ nvt_cir_ldev_init() 310 /* Select CIR logical device and enable */ nvt_cir_ldev_init() 319 nvt_dbg("CIR initialized, base io port address: 0x%lx, irq: %d", nvt_cir_ldev_init() 325 /* Select ACPI logical device, enable it and CIR Wake */ nvt_cir_wake_ldev_init() 329 /* Enable CIR Wake via PSOUT# (Pin60) */ nvt_cir_wake_ldev_init() 335 /* Select CIR Wake logical device and enable */ nvt_cir_wake_ldev_init() 344 nvt_dbg("CIR Wake initialized, base io port address: 0x%lx, irq: %d", nvt_cir_wake_ldev_init() 703 /* Read fifocount bytes from CIR Sample RX FIFO register */ nvt_get_rx_ir_data() 752 /* interrupt service routine for incoming and outgoing CIR data */ nvt_cir_isr() 789 /* Interrupt may be shared with CIR Wake, bail if CIR not enabled */ nvt_cir_isr() 792 nvt_dbg_verbose("%s exiting, CIR not enabled", __func__); nvt_cir_isr() 859 /* Interrupt service routine for CIR Wake */ nvt_cir_wake_isr() 878 /* Interrupt may be shared with CIR, bail if Wake not enabled */ nvt_cir_wake_isr() 911 /* enable the CIR logical device */ nvt_enable_cir() 926 /* disable CIR interrupts */ nvt_disable_cir() 941 /* disable the CIR logical device */ nvt_disable_cir() 1033 /* Initialize CIR & CIR Wake Logical Devices */ nvt_probe() 1039 /* Initialize CIR & CIR Wake Config Registers */ nvt_probe() 1125 /* disable CIR */ nvt_remove() 1128 /* enable CIR Wake (for IR power-on) */ nvt_remove() 1160 /* disable all CIR interrupts */ nvt_suspend() 1186 /* Enable CIR logical device */ nvt_resume() 1206 { "WEC0530", 0 }, /* CIR */ 1207 { "NTN0530", 0 }, /* CIR for new chip's pnp id*/ 1226 MODULE_DESCRIPTION("Nuvoton W83667HG-A & W83677HG-I CIR driver");
|
H A D | fintek-cir.c | 2 * Driver for Feature Integration Technology Inc. (aka Fintek) LPC CIR 120 pr_info("%s: Dump CIR logical device registers:\n", FINTEK_DRIVER_NAME); cir_dump_regs() 121 pr_info(" * CR CIR BASE ADDR: 0x%x\n", cir_dump_regs() 124 pr_info(" * CR CIR IRQ NUM: 0x%x\n", cir_dump_regs() 129 pr_info("%s: Dump CIR registers:\n", FINTEK_DRIVER_NAME); cir_dump_regs() 214 /* Select CIR logical device and enable */ fintek_cir_ldev_init() 218 /* Write allocated CIR address and IRQ information to hardware */ fintek_cir_ldev_init() 224 fit_dbg("CIR initialized, base io address: 0x%lx, irq: %d (len: %d)", fintek_cir_ldev_init() 228 /* enable CIR interrupts */ fintek_enable_cir_irq() 248 /* Allow CIR PME's to wake system */ fintek_enable_wake() 250 /* Enable CIR PME's */ fintek_enable_wake() 252 /* Clear CIR PME status register */ fintek_enable_wake() 392 /* interrupt service routine for incoming and outgoing CIR data */ fintek_cir_isr() 441 /* enable the CIR logical device */ fintek_enable_cir() 458 /* disable the CIR logical device */ fintek_disable_cir() 531 /* Initialize CIR & CIR Wake Logical Devices */ fintek_probe() 536 /* Initialize CIR & CIR Wake Config Registers */ fintek_probe() 599 /* disable CIR */ fintek_remove() 602 /* enable CIR Wake (for IR power-on) */ fintek_remove() 624 /* disable all CIR interrupts */ fintek_suspend() 652 /* Enable CIR logical device */ fintek_resume() 671 { "FIT0002", 0 }, /* CIR */
|
H A D | ene_ir.h | 2 * driver for ENE KB3926 B/C/D/E/F CIR (also known as ENE0XXX) 92 /* CIR Config register #1 */ 104 /* CIR config register #2 */
|
H A D | sunxi-cir.c | 38 /* CIR mode */ 75 /* Required frequency for IR0 or IR1 clock in CIR mode */ 260 /* Enable CIR Mode */ sunxi_ir_probe()
|
H A D | ite-cir.h | 2 * Driver for ITE Tech Inc. IT8712F/IT8512F CIR 124 /* ITE CIR device structure */ 291 * Note that the CIR registers are not directly available to the host, because 454 * CIR module and several other modules. A few modules are directly accessible 456 * micro-controller. The CIR module is only accessible by the 461 * between the host CPU and the CIR module. The firmware implements a kind of 475 #define IT8709_REG_IDX 0x1b /* index of the CIR register to access */
|
H A D | ite-cir.c | 2 * Driver for ITE Tech Inc. IT8712F/IT8512 CIR 275 /* interrupt service routine for incoming and outgoing CIR data */ ite_cir_isr() 1041 /* read the value of a CIR register */ it8709_rr() 1056 /* write the value of a CIR register */ it8709_wr() 1344 .model = "ITE8704 CIR transceiver", 1369 .model = "ITE8713 CIR transceiver", 1394 .model = "ITE8708 CIR transceiver", 1420 .model = "ITE8709 CIR transceiver", 1449 {"ITE8713", 1}, /* CIR found in EEEBox 1501U */ 1712 MODULE_DESCRIPTION("ITE Tech Inc. IT8712F/ITE8512F CIR driver");
|
H A D | ene_ir.c | 2 * driver for ENE KB3926 B/C/D/E/F CIR (pnp id: ENE0XXX) 363 /* this enables/disables the CIR RX engine */ ene_rx_enable_cir_engine() 370 /* this selects input for CIR engine. Ether GPIO 0A or GPIO40*/ ene_rx_select_input() 378 * the hw CIR engine 1214 "(aka ENE0100/ENE0200/ENE0201/ENE0202) CIR port");
|
H A D | winbond-cir.c | 25 * o Wake-On-CIR functionality 194 #define WBCIR_NAME "Winbond CIR"
|
/linux-4.4.14/arch/sh/drivers/pci/ |
H A D | pci-sh5.c | 61 pci_cir = SH5PCI_READ(CIR); pcish5_err_irq() 68 printk("PCI CIR -> 0x%x\n", pci_cir); pcish5_err_irq() 77 printk("PCI CIR -> 0x%x\n", pci_cir); pcish5_err_irq()
|
/linux-4.4.14/drivers/acpi/ |
H A D | acpi_pnp.c | 96 {"FIT0002"}, /* CIR */ 99 {"ITE8713"}, /* CIR found in EEEBox 1501U */ 103 {"WEC0530"}, /* CIR */ 104 {"NTN0530"}, /* CIR for new chip's pnp id */ 105 /* Winbond CIR */ 110 /* Winbond CIR */ 299 {"WEC1022"}, /* Winbond CIR port, should not be probed. We should keep track of it to prevent the legacy serial driver from probing it */
|
/linux-4.4.14/drivers/watchdog/ |
H A D | it87_wdt.c | 70 #define CIR 0x0a macro 113 /* CIR Configuration Register LDN=0x0a */ 119 /* CIR Controller */ 678 /* If we haven't Gameport support, try to get CIR support */ it87_wdt_init() 692 superio_select(CIR); it87_wdt_init() 726 /* Initialize CIR to use it as keepalive source */ it87_wdt_init() 751 superio_select(CIR); it87_wdt_init() 777 superio_select(CIR); it87_wdt_exit()
|
H A D | it8712f_wdt.c | 94 "use KBD, MOUSE or CIR if you have some external way to "
|
/linux-4.4.14/arch/sh/kernel/cpu/sh5/ |
H A D | probe.c | 34 /* CPU.VCR aliased at CIR address on SH5-101 */ cpu_probe()
|
/linux-4.4.14/drivers/hid/ |
H A D | hid-picolcd_cir.c | 105 /* initialize CIR input device */ picolcd_init_cir()
|
H A D | hid-picolcd_core.c | 489 /* Setup CIR input device */ picolcd_probe_lcd()
|
/linux-4.4.14/include/uapi/linux/ |
H A D | serial_core.h | 51 #define PORT_8250_CIR 23 /* CIR infrared port, has its own driver */
|
H A D | serial_reg.h | 358 #define UART_OMAP_MDR1_CIR_MODE 0x06 /* CIR mode */
|
/linux-4.4.14/drivers/media/dvb-frontends/ |
H A D | lgdt3306a.c | 942 /* 11. Using the imaginary part of CIR in CIR loading */ lgdt3306a_init() 944 val &= 0xef; /* do not use imaginary of CIR */ lgdt3306a_init() 1291 /* Strong Main CIR */ lgdt3306a_pre_monitoring()
|
/linux-4.4.14/drivers/tty/serial/8250/ |
H A D | 8250_pnp.c | 370 /* Winbond CIR port, should not be probed. We should keep track
|
H A D | 8250_core.c | 1044 "skipping CIR port at 0x%lx / 0x%llx, IRQ %d\n", serial8250_register_8250_port()
|
H A D | 8250_port.c | 230 .name = "CIR port"
|
/linux-4.4.14/drivers/media/usb/cx231xx/ |
H A D | cx231xx-i2c.c | 478 [0x8e >> 1] = "CIR",
|
H A D | cx231xx-cards.c | 1614 /* init CIR module TBD */ cx231xx_usb_probe()
|
/linux-4.4.14/drivers/media/pci/saa7164/ |
H A D | saa7164-cards.c | 799 * ATSC/QAM (TDA18271/S5H1411) and basic analog, MCE CIR, FM */ hauppauge_eeprom()
|
/linux-4.4.14/drivers/misc/altera-stapl/ |
H A D | altera-jtag.c | 77 /* UDR SIRS CIR SIR E1IR PIR E2IR UIR */
|
/linux-4.4.14/arch/arm/mach-omap2/ |
H A D | board-rx51-peripherals.c | 1218 .pwm_timer = 9, /* Use GPT 9 for CIR */
|
/linux-4.4.14/arch/arm/mach-pxa/include/mach/ |
H A D | mfp-pxa930.h | 432 /* CIR */
|
H A D | mfp-pxa300.h | 425 /* CIR */
|
/linux-4.4.14/drivers/isdn/hardware/mISDN/ |
H A D | w6692.c | 433 pr_debug("%s: ISC CIR %02X\n", card->name, cir); handle_statusD()
|
/linux-4.4.14/drivers/isdn/hisax/ |
H A D | w6692.c | 518 debugl1(cs, "W6692 ISC CIR=0x%02X", v1); W6692_interrupt()
|
/linux-4.4.14/drivers/mmc/host/ |
H A D | via-sdmmc.c | 121 * CIR : Card Insertion or Removal interrupt detected on GPI pin
|
/linux-4.4.14/drivers/net/wan/ |
H A D | sdla.c | 405 netdev_info(dev, "Bc/CIR overflow, acceptable size is %i\n", sdla_errors()
|