Searched refs:AR71XX_RESET_REG_PCI_INT_ENABLE (Results 1 - 2 of 2) sorted by relevance

/linux-4.4.14/arch/mips/pci/
H A Dpci-ar71xx.c238 __raw_readl(base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_handler()
266 t = __raw_readl(base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_unmask()
267 __raw_writel(t | (1 << irq), base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_unmask()
270 __raw_readl(base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_unmask()
283 t = __raw_readl(base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_mask()
284 __raw_writel(t & ~(1 << irq), base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_mask() local
287 __raw_readl(base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_mask()
302 __raw_writel(0, base + AR71XX_RESET_REG_PCI_INT_ENABLE); ar71xx_pci_irq_init()
/linux-4.4.14/arch/mips/include/asm/mach-ath79/
H A Dar71xx_regs.h297 #define AR71XX_RESET_REG_PCI_INT_ENABLE 0x1c macro

Completed in 140 milliseconds