Searched refs:APBC_TWSI0 (Results 1 - 8 of 8) sorted by relevance

/linux-4.4.14/arch/arm/mach-mmp/
H A Dclock-pxa910.c26 #define APBC_TWSI0 APBC_REG(0x02c) macro
H A Dclock-pxa168.c24 #define APBC_TWSI0 APBC_REG(0x02c) macro
/linux-4.4.14/drivers/clk/mmp/
H A Dclk-of-pxa168.c26 #define APBC_TWSI0 0x2c macro
143 {PXA168_CLK_TWSI0, "twsi0_clk", "pll1_13_1_5", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x3, 0x3, 0x0, 0, &reset_lock},
H A Dclk-of-pxa910.c26 #define APBC_TWSI0 0x2c macro
142 {PXA910_CLK_TWSI0, "twsi0_clk", "pll1_13_1_5", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x3, 0x3, 0x0, 0, &reset_lock},
H A Dclk-pxa168.c25 #define APBC_TWSI0 0x2c macro
167 apbc_base + APBC_TWSI0, 10, 0, &clk_lock); pxa168_clk_init()
H A Dclk-pxa910.c25 #define APBC_TWSI0 0x2c macro
172 apbc_base + APBC_TWSI0, 10, 0, &clk_lock); pxa910_clk_init()
H A Dclk-mmp2.c25 #define APBC_TWSI0 0x4 macro
198 apbc_base + APBC_TWSI0, 10, 0, &clk_lock); mmp2_clk_init()
H A Dclk-of-mmp2.c26 #define APBC_TWSI0 0x4 macro
154 {MMP2_CLK_TWSI0, "twsi0_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x7, 0x3, 0x0, 0, &reset_lock},

Completed in 74 milliseconds