Searched refs:APBC_SSP2 (Results 1 - 9 of 9) sorted by relevance
| /linux-4.4.14/arch/arm/mach-mmp/ |
| H A D | clock-pxa910.c | 24 #define APBC_SSP2 APBC_REG(0x020) macro
|
| H A D | clock-pxa168.c | 29 #define APBC_SSP2 APBC_REG(0x820) macro
|
| H A D | clock-mmp2.c | 32 #define APBC_SSP2 APBC_REG(0x054) macro
|
| /linux-4.4.14/drivers/clk/mmp/ |
| H A D | clk-of-pxa168.c | 38 #define APBC_SSP2 0x84c macro
136 {0, "ssp2_mux", ssp_parent_names, ARRAY_SIZE(ssp_parent_names), CLK_SET_RATE_PARENT, APBC_SSP2, 4, 3, 0, &ssp2_lock},
158 {PXA168_CLK_SSP2, "ssp2_clk", "ssp2_mux", CLK_SET_RATE_PARENT, APBC_SSP2, 0x3, 0x3, 0x0, 0, &ssp2_lock},
|
| H A D | clk-pxa168.c | 36 #define APBC_SSP2 0x84c macro
258 apbc_base + APBC_SSP2, 4, 3, 0, &clk_lock); pxa168_clk_init()
261 clk = mmp_clk_register_apbc("ssp2", "ssp1_mux", apbc_base + APBC_SSP2, pxa168_clk_init()
|
| H A D | clk-mmp2.c | 43 #define APBC_SSP2 0x58 macro
316 apbc_base + APBC_SSP2, 4, 3, 0, &clk_lock); mmp2_clk_init()
320 apbc_base + APBC_SSP2, 10, 0, &clk_lock); mmp2_clk_init()
|
| H A D | clk-of-mmp2.c | 45 #define APBC_SSP2 0x58 macro
148 {0, "ssp2_mux", ssp_parent_names, ARRAY_SIZE(ssp_parent_names), CLK_SET_RATE_PARENT, APBC_SSP2, 4, 3, 0, &ssp2_lock},
174 {MMP2_CLK_SSP2, "ssp2_clk", "ssp2_mux", CLK_SET_RATE_PARENT, APBC_SSP2, 0x7, 0x3, 0x0, 0, &ssp2_lock},
|
| H A D | clk-of-pxa910.c | 37 #define APBC_SSP2 0x4c macro
|
| H A D | clk-pxa910.c | 36 #define APBC_SSP2 0x4c macro
|
Completed in 130 milliseconds