Searched refs:APBC_PWM1 (Results 1 – 9 of 9) sorted by relevance
| /linux-4.4.14/arch/arm/mach-mmp/ |
| D | clock-pxa910.c | 19 #define APBC_PWM1 APBC_REG(0x00c) macro
|
| D | clock-pxa168.c | 19 #define APBC_PWM1 APBC_REG(0x00c) macro
|
| D | clock-mmp2.c | 27 #define APBC_PWM1 APBC_REG(0x040) macro
|
| /linux-4.4.14/drivers/clk/mmp/ |
| D | clk-of-pxa168.c | 32 #define APBC_PWM1 0x10 macro
149 …{PXA168_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &reset_…
|
| D | clk-pxa910.c | 31 #define APBC_PWM1 0x10 macro
196 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in pxa910_clk_init()
|
| D | clk-of-pxa910.c | 32 #define APBC_PWM1 0x10 macro
147 …{PXA910_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &reset_…
|
| D | clk-of-mmp2.c | 40 #define APBC_PWM1 0x40 macro
164 …{MMP2_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x7, 0x3, 0x0, 0, &reset_lo…
|
| D | clk-pxa168.c | 31 #define APBC_PWM1 0x10 macro
191 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in pxa168_clk_init()
|
| D | clk-mmp2.c | 38 #define APBC_PWM1 0x40 macro
238 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in mmp2_clk_init()
|